US20060026201A1 - Method and system for multiple object representation - Google Patents
Method and system for multiple object representation Download PDFInfo
- Publication number
- US20060026201A1 US20060026201A1 US11/188,550 US18855005A US2006026201A1 US 20060026201 A1 US20060026201 A1 US 20060026201A1 US 18855005 A US18855005 A US 18855005A US 2006026201 A1 US2006026201 A1 US 2006026201A1
- Authority
- US
- United States
- Prior art keywords
- java
- data structure
- representation
- level data
- system level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1081—Address translation for peripheral access to main memory, e.g. direct memory access [DMA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/3017—Runtime instruction translation, e.g. macros
- G06F9/30174—Runtime instruction translation, e.g. macros for non-native instruction set, e.g. Javabyte, legacy code
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45504—Abstract machines for programme code execution, e.g. Java virtual machine [JVM], interpreters, emulators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/60—Details of cache memory
- G06F2212/601—Reconfiguration of cache memory
- G06F2212/6012—Reconfiguration of cache memory of operating mode, e.g. cache mode or local memory mode
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- Mobile electronic devices such as personal digital assistants (PDAs) and digital cellular telephones are increasingly including applications written in the JavaTM programming language. Many of these mobile devices include operating systems written in programming languages other than Java. To increase system stability, it would be desirable to implement all or part of the operating system using the Java programming language.
- manipulating low-level system data structures such as page tables, registers, interrupts, and task structures is difficult in Java.
- Such low-level structures typically are bit-based structures or complex structures with field sizes that cannot be represented directly in Java structures. For example, there is no way to create in Java a field of five bits that corresponds physically to only five bits in memory. Enhancements to improve the ability to manipulate low-level system data structures in JavaTM applications are desirable.
- Some embodiments provide a method for multiple object representation in Java software that executes on a processor comprising creating a Java representation of a system level data structure, changing a field in the Java representation, and updating a corresponding field in the system level data structure using the contents of the field in the Java representation.
- Additional embodiments provide computer-readable media storing Java programs that, when executed by a processor, perform the above-described methods.
- Other embodiments provide systems that comprise a processor, a Java virtual machine configured to execute on the processor, and a Java software program configured to execute on the Java virtual machine.
- the Java software programs are configured to perform the above-described methods.
- FIG. 1 shows a diagram of a system in accordance with embodiments of the invention
- FIG. 2 shows a block diagram of the JSM of FIG. 1 in accordance with embodiments of the invention
- FIG. 3 illustrates multiple object representation in accordance with embodiments of the invention
- FIGS. 4, 6 , and 8 show examples of using multiple object representation in accordance with embodiments of the invention.
- FIGS. 5, 7A , 7 B, and 9 show Java source code examples of methods in accordance with embodiments of the invention.
- FIG. 10 depicts an illustrative embodiment of the system described herein.
- a Java class is created that provides both a Java representation and system representation of a system level data structure.
- the Java representation may be manipulated in Java and the system representation may be updated with the results of these manipulations by a method defined in the Java class.
- the system representation may be manipulated by non-Java code (e.g., a device driver) and the Java representation may be updated with the results of these manipulations by a method defined in the Java class.
- non-Java code e.g., a device driver
- the embodiments described herein are directed to a Java Virtual Machine implemented on a Java processor referred to herein as a Java Stack Machine.
- FIG. 1 shows a system 100 in accordance with embodiments of the invention.
- the system may comprise at least two processors 102 and 104 .
- Processor 102 may be referred to for purposes of this disclosure as a Java Stack Machine (“JSM”) and processor 104 may be referred to as a Main Processor Unit (“MPU”).
- System 100 may also comprise memory 106 , and a display 114 coupled to both the JSM 102 and MPU 104 via one or more busses 122 .
- At least a portion of the memory 106 may be shared by both processors, and if desired, other portions of the memory 106 may be designated as private to one processor or the other.
- Other components such as disk drives and controllers (not specifically shown) may be included as desired for various applications.
- System 100 also comprises a Java Virtual Machine (“JVM”) 108 , compiler 110 , Java APIs 120 , Java native APIs 124 , and Java applications 118 .
- the JVM may comprise a class loader, bytecode verifier, garbage collector, and a bytecode interpreter loop to interpret the bytecodes that are not executed on the JSM processor 102 .
- the Java applications 118 are written in Java language source code and may comprise references to one or more classes of the Java Application Program Interfaces (“APIs”) 120 and the Java native APIs 124 .
- the Java native APIs 124 comprises interfaces to classes and methods implemented in other languages such as C++, C or assembler.
- the Java source code is converted or compiled to a series of bytecodes 112 , with each individual one of the bytecodes referred to as an “opcode.”
- Bytecodes 112 are provided to the JVM 108 , possibly compiled by compiler 110 , and provided to the JSM 102 and/or MPU 104 for execution.
- the JSM 102 may execute at least some Java bytecodes directly.
- the JVM 108 may also request the MPU 104 to execute one or more Java bytecodes not executed or executable by the JSM 102 .
- the MPU 104 also may execute non-Java instructions.
- the system 100 may host an operating system (not specifically shown) which performs various functions such as virtual memory management, the system task management (i.e., a scheduler), and most or all other native tasks running on the system, management of the display 114 , and receiving input from various devices 116 .
- This operating system may be written in Java and may utilize the methods described herein for implementing interrupt handlers, managing virtual memory, and/or for providing a Java view of other system data structures (i.e., multiple object representation).
- embodiments of the method for multiple object representation comprise providing joint Java representation and system level representation of a system data structure with appropriate methods for updating each of the representations.
- Java bytecodes perform stack-based operations. For example, an “IADD” (integer add) Java opcode pops two integers off the top of the stack, adds them together, and pushes the sum back on the stack.
- a “simple” opcode is one in which the JSM 102 may perform an immediate operation either in a single cycle (e.g., an IADD opcode) or in several cycles (e.g., “DUP2_X2”).
- a “complex” opcode is one in which several memory accesses may be required to be made within the JVM data structure for various verifications (e.g., NULL pointer, array boundaries).
- a JSM processor 102 in accordance with embodiments of the invention may execute, in addition to the Java bytecodes, a second instruction set other than JavaTM bytecodes.
- the second instruction set may comprise register-based and memory-based operations rather than stack-based operations.
- This second instruction set complements the Java instruction set and, accordingly, may be referred to as a complementary instruction set architecture (“C-ISA”).
- C-ISA complementary instruction set architecture
- complementary it is meant that some complex Java bytecodes may be replaced by a “micro-sequence” comprising C-ISA instructions. The execution of Java code may thus be made more efficient and run faster by replacing some opcodes with more efficient micro-sequences of C-ISA instructions.
- the compiler 110 may scan a series of Java bytes codes and replace one or more of such bytecodes with an optimized code segment mixing CISA and bytecodes and which is capable of more efficiently performing the function(s) performed by the initial group of Java bytecodes. In at least this way, Java execution may be accelerated by the JSM 102 .
- the CISA instruction set comprises a plurality of instructions including a “PACK” instruction and an “UNPACK” instruction.
- the PACK instruction copies the contents of a source data field from the m lowest order bits of a source register to a destination data field of size m in a destination register at a specified location in the destination register.
- the UNPACK instructions copies the contents of a source data field of size m at a specified location in a source register to a destination register.
- FIG. 2 shows an illustrative block diagram of the JSM 102 .
- the JSM comprises a core 128 coupled to data storage 136 and instruction storage 130 .
- the components of the core 128 preferably comprise a plurality of registers 140 , address generation units (“AGUs”) 142 and 147 , micro-translation lookaside buffers (micro-TLBs) 144 and 156 , a multi-entry micro-stack 146 , an arithmetic logic unit (“ALU”) 148 , a multiplier 150 , decode logic 152 , and instruction fetch logic 154 .
- AGUs address generation units
- micro-TLBs micro-translation lookaside buffers
- ALU arithmetic logic unit
- Data pointed to by operands of opcodes may be retrieved from data storage 122 or from the micro-stack 146 , and processed by the ALU 148 . Instructions may be fetched from instruction storage 130 by fetch logic 154 and decoded by decode logic 152 .
- the AGUs 142 may be used to calculate addresses for C-ISA instructions based, at least in part, on data contained in the registers 140 .
- AGU 147 couples to the micro-stack 146 and may manage overflow and underflow conditions in the micro-stack 146 .
- the micro-TLBs 144 and 156 perform the function of a cache for the address translation and memory protection information bits that are under the control of the operating system.
- Java bytecodes may pop data from and push data onto the micro-stack 146 , which micro-stack 146 comprises a plurality of gates in the core 128 of the JSM 102 .
- the micro-stack 146 comprises the top n entries of a larger stack that is implemented in data storage 136 . Although the value of n may be vary in different embodiments, in accordance with at least some embodiments the size n of the micro-stack may be the top eight entries in the larger, memory-based stack.
- ALU 148 adds, subtracts, and shifts data.
- the multiplier 150 may be used to multiply two values together in one or more cycles.
- the instruction fetch logic 154 fetches instructions from instruction storage 130 , which instructions may be decoded by decode logic 152 . Because the JSM 102 is configured to process instructions from at least two instruction sets, the decode logic 152 comprises at least two modes of operation, one mode for each instruction set. As such, the decode logic unit 152 may comprise a Java mode in which Java bytecodes may be decoded, and a C-ISA mode in which micro-sequences of C-ISA instructions may be decoded.
- the data storage 136 comprises data cache (“D-cache”) 138 and data random access memory (“D-RAM”) 139 .
- the stack (excluding the micro-stack 146 ), arrays and non-critical data may be stored in the D-cache 138 , while Java local variables, critical data and non-Java variables (e.g., C, C++) may be stored in D-RAM 139 .
- the instruction storage 130 may comprise instruction RAM (“I-RAM”) 132 and instruction cache (“I-CACHE”) 134 .
- the I-RAM 132 may be used for opcodes or micro-sequences, and the I-CACHE 134 may be used to store other types of Java bytecode and mixed Java/C-ISA instructions.
- FIG. 3 illustrates a method for multiple object representation in accordance with embodiments of the invention.
- a Java class is defined that comprises a Java representation of a system level data structure. Examples of such a Java class may be seen in FIGS. 5, 7A , 7 B, and 9 and are described in more detail below.
- this Java class may comprise a constructor that invokes a Java native method to create the system level data structure.
- the system level data structure may be pre-defined.
- the Java class definition may comprise one or both of two Java native methods for updating the system level data structure and/or the Java representation.
- UpdateSystemView updates the system level data structure from the contents of the Java representation.
- UpdateJavaView updates the Java representation from the contents of the system level data structure.
- an object 302 of the type represented by the Java class may be instantiated in memory 106 by the operating system or by one of the Java applications 118 .
- a constructor is invoked to create the system level data structure 300 corresponding to the Java representation.
- the system level data structure 300 may be pre-existing.
- the operating system or application may use Java operations to change one or more fields in the Java representation of the system level data structure and then invoke the UpdateSystemView method 306 to update the system level data structure 300 . If the contents of the system level data structure are changed, the operating system or application may invoke the UpdateJavaView method 304 to update the Java representation 302 .
- the Java representation comprises Java fields representing each field of the system level data structure (e.g., the class Segment of FIG. 5 ). Because Java fields are based on Java primitive types, the size of the Java field may be larger than the size of the corresponding field in the system level data structure. For example, if a field in the system level data structure is five bits in size, the Java field corresponding to this field may be defined as a Java type that corresponds to the byte size of the processor architecture (e.g., byte). If a field is 13 bits in size, the corresponding Java instance variable may be defined as a Java type that corresponds to the word size of the processor architecture (e.g., int).
- the UpdateSystemView method copies only the relevant bits of the Java field to the corresponding field in the system level data structure and the UpdateJavaView method copies the bits of the field in the system level data structure into the least significant bits of the corresponding Java field.
- sign extension is performed for Java types byte, short, int, and long and zero extension is performed for the Java type char.
- Embodiments of the UpdateSystemView method and the UpdateJavaView method may be implemented using the Pack instruction or the Unpack instruction, respectively, of the JSM 102 .
- the UpdateSystemView and the UpdateJavaView methods copy every field of the Java or system representation, respectively, to the corresponding field in the system or Java representation, respectively.
- the UpdateSystemView method and the UpdateJavaView methods only copy data from the fields which have changed in the Java or system representation, respectively.
- the Java representation does not replicate fields of a system level data structure.
- the Java representation may contain data that is used in conjunction with a system level data structure and may contain data that is used in conjunction with the system level data structure (e.g., the class InterruptTable of FIG. 9 ).
- the UpdateSystemView method performs the operations required to make the data accessible using the system level data structure (e.g., generating a JVM code sequence that used the data and placing the address of the code sequence in a field of the system level data structure).
- FIGS. 4-9 present examples of using multiple object representation for the implementation of virtual memory management and interrupt handling in accordance with embodiments of the invention.
- FIGS. 4 and 5 illustrate the use of multiple object representation to implement an object that represents a segment descriptor in a virtual memory management system based on segmentation.
- FIGS. 6, 7A , and 7 B illustrate the use of multiple object representation to implement the low-level structures used in a virtual memory management system based on paging.
- FIGS. 8 and 9 illustrate the use of multiple object representation to implement interrupt service routines.
- FIGS. 5, 7A , 7 B, and 9 present example Java code. The Java code is presented by way of example only. Other implementations are possible and fall within the scope of this disclosure.
- a virtual memory management system allows processes to use a memory address space that exceeds the size of the physical memory of the computer system.
- the virtual address space of a process is divided into portions, i.e., segments or pages, and the operating system moves these portions between physical memory and secondary storage as needed during the life of the process.
- portions of the virtual memory space of multiple processes may occupy physical memory.
- a virtual memory management system is implemented with a combination of operating system software and hardware comprising at least a memory management unit.
- the address specified by the process i.e., the virtual address
- the MMU uses one or more address translation data structures (e.g., page tables, page table directories, page descriptors, and/or segment descriptors), explained in more detail below, to either translate the virtual address to a physical address or to determine that the data corresponding to the virtual address is currently not in physical memory. In the latter case, the MMU generates a virtual memory exception to notify the operating system to handle the situation.
- address translation data structures e.g., page tables, page table directories, page descriptors, and/or segment descriptors
- the operating system is responsible for: (1) determining what portions of the virtual memory space of a process are maintained in physical memory and what portions are placed in secondary storage; (2) maintaining the address translation data structures used by the MMU; and (3) handling virtual memory exceptions.
- handling includes freeing up or allocating space in physical memory to hold the missing information, possibly copying a portion of the virtual memory space of another process to secondary storage to make room for the missing information, bringing the relevant information in from secondary storage, and updating the address translation data structures.
- a virtual memory management system may be based on segmentation, paging or some combination of the two.
- FIGS. 4 and 5 illustrate the use of multiple object representation to implement a Java class that represents a segment descriptor of a virtual memory management system based on segmentation.
- the virtual address space of each process is divided into blocks of contiguous memory called segments.
- each segment has a particular use.
- These segments may vary in size and a process may have one or more segments.
- a process may have a code segment storing executable code, a data segment holding the data used or created by the code segment, a stack segment used exclusively for storing a stack used by the process, and/or a heap segment used exclusively for heap storage by the process.
- a virtual address 400 is comprised of a segment descriptor index 402 and a segment index 404 .
- the relative sizes of the segment descriptor 402 and the segment index 404 depend on the architecture of the memory management unit (“MMU”) managing memory 106 .
- a segment descriptor index 402 identifies the segment descriptor 408 in a segment table (not specifically shown) that corresponds to the memory segment 420 containing the physical address 422 corresponding to the virtual address 400 .
- the segment index 404 contains the offset of that physical address 422 within the memory segment 420 .
- a new segment descriptor is created by the operating system for each segment required by a process.
- the format of a segment descriptor may vary depending on the architecture of the MMU.
- the segment descriptor 408 may be comprised of a base address field 412 , a size field 414 , and an access field 410 .
- the base address 412 contains the starting physical address of the memory segment 420 .
- the size field contains the size of the segment 420 .
- the contents of the access field 410 may vary depending on the architecture of the MMU.
- the access field 410 may contain bits fields defining the access attributes (e.g., read, write, execute) of the segment 420 .
- the access field 410 may also contain bits for managing the swapping of the segment to secondary storage (not specifically shown) such as a bit that is set if the segment is currently in memory 106 and a bit that is set if the segment 420 is modified.
- FIG. 5 presents an example of a Java class for creating and managing a segment descriptor 408 in Java using the previously described method for multiple object representation.
- a class Segment is defined that comprises a Java view of the segment descriptor (lines 3 - 5 ) and a constructor that invokes a Java native method to create the system representation of the segment descriptor (lines 7 - 10 ) that is used by the MMU.
- the class also comprises a native method UPDATESYSTEMVIEW (line 12 ) that may be called to update the system representation of the segment descriptor if the fields of the Java view are changed. This native method contains the code required to copy the contents of the Java fields to the corresponding fields in the system representation.
- the operating system of system 100 may use the above class for virtual memory management based on segmentation. For example, when the operating system allocates a segment 420 for a process, the operating system may instantiate a new segment object 406 using the Segment class. A Java object 406 is allocated that contains the Java representation of the segment descriptor 408 . The constructor is executed to allocate the segment descriptor 408 . The operating system may then use Java operations to initialize the access, size, and base address fields of the Java representation 406 to correspond to the new segment 420 . Once these fields are initialized, the operating system may call the UPDATESYSTEMVIEW method 416 to copy the values in the Java representation 406 to the corresponding fields in the segment descriptor 408 . The MMU may then use the segment descriptor 408 for virtual address translation.
- the operating system may also cause the segment 420 to be swapped out of physical memory to secondary storage if the physical memory allocated to the segment 420 is needed by another process. If the segment 420 is removed from physical memory 106 , the operating system may use Java operations to update the bit in the access field of the Java view that indicates whether or not the segment is in memory and then call UPDATESYSTEMVIEW to update the segment descriptor 408 . When the segment 420 is again accessed by the process owning the segment, the MMU will signal a segment exception to the operating system. The operating system causes the segment 420 to be swapped back into the physical memory 106 but not necessarily at the same base address.
- the operating system may use Java operations to update the bit in the access field of the Java view 408 to indicate that the segment 420 is in physical memory 106 and to update the base address field with the current physical address of the segment 420 .
- the operating system then calls UPDATESYSTEMVIEW to update the segment descriptor 408 .
- FIGS. 6, 7A , and 7 B illustrate the use of multiple object representation to implement the low-level structures used in a virtual memory management system based on paging.
- the virtual address space of each process is divided into equal sized blocks of contiguous memory called pages.
- a virtual address 600 is comprised of a page directory index 602 , a page table index 604 and a page index 606 .
- the relative sizes of the page directory index 602 , the page table index 604 , and the page index 606 depend on the architecture of the memory management unit (“MMU”) managing memory 106 .
- the page directory index 602 identifies the page table descriptor 610 in a page table directory 608 of a page table 612 .
- the page table index 604 identifies the page descriptor 614 in the page table 612 that corresponds to the memory page 620 .
- the page index 606 contains the offset of the physical address 622 that corresponds to the virtual address 600 within the memory page 620 .
- the MMU translates the virtual address 600 to the physical address 622 using the entries in the page table directory 608 and the page table 612 specified in the virtual address 600 .
- FIGS. 7A and 7B present examples of Java classes for creating and managing page tables and page table directories in Java using the previously described method for multiple object representation.
- a minimal number of fields are comprised in the system level data structures for page table descriptors and page descriptors for purposes of illustration.
- these descriptors may vary in complexity. Representations of the more complex descriptors fall within the scope of this disclosure.
- a class PageDescriptor is defined (lines 39 - 46 ).
- This class defines Java instance variables or fields to represent each field of a system level representation of a page descriptor 614 (lines 40 - 45 ).
- these fields comprise a base address field, a size field, an access field, a Boolean field for indicating whether the page is in memory, a Boolean field for indicating if the page has been modified, and a protection field.
- the address field contains the physical address of the page.
- the size field contains the size of the page.
- the contents of the access field may vary depending on the architecture of the MMU. For example, the access field may contain bits fields defining the access attributes (e.g., read, write, execute) of the page.
- the protection field contains bits specifying the protection level of the page.
- a class PageTable is defined (lines 24 - 37 ) for use in creating page tables (e.g., page table 612 ).
- This class defines a Java representation of a page table that contains a predefined number of entries of type PageDescriptor (line 28 ). That is, each entry of the Java representation of a page table is comprised of the fields defined in the class PageDescriptor (lines 39 - 46 .
- the class also comprises a constructor that creates the system level representation of a page table 612 (lines 31 - 33 ).
- the class comprises a native Java method, UPDATSYSTEMVIEW, for updating the system representation of the page table from the entries of the Java representation of the page table (line 35 ).
- a class PageTableDescriptor (lines 16 - 230 ) is defined.
- This class defines Java instance variables or fields to represent each field of a system level representation of a page table descriptor 610 (lines 18 - 22 ).
- these fields comprise a size field, a protection field, a Boolean field indicating if the page table is in physical memory or not, a Boolean field indicating whether the page table has been modified, and a field containing an object reference to a page table object.
- the size field contains the size of the page table.
- the protection field contains bits specifying the protection level of the page table.
- a class Directory is defined (lines 1 - 14 ) for use in creating page table directories (e.g., page table directory 608 ).
- This class defines a Java representation of a page table directory that contains a predefined number of entries of type PageTableDescriptor (lines 5 - 6 ). That is, each entry of the Java representation of a page table directory is comprised of the five fields defined in the class PageTableDescriptor (lines 18 - 22 ).
- the class also comprises a constructor that creates the system level representation of a page table directory 608 (lines 8 - 10 ).
- the class comprises a native Java method, UPDATSYSTEMVIEW, for updating the system representation of the page table directory from the entries of the Java representation of the page table directory (line 12 ).
- the operating system of system 100 may use the above paging classes for virtual memory management. For example, when the operating system loads a process initially, it may use the class Directory to instantiate a Java representation of a page table directory and a system level representation of the page table directory for the process.
- the Java representation of the page table directory is allocated sufficient memory to hold a predetermined number (i.e., DIRECTORY_NUMBER_ENTRIES) of page table descriptor entries and the constructor is executed to allocate the system level representation of the page table directory 608 .
- Each entry of the Java representation of the page table directory is of type PageTableDescriptor.
- the operating system may also use the PageTable class to create one or more Java representations of page tables for the process.
- Each Java representation of a page table is allocated sufficient memory to hold a predetermined number (i.e., PAGETABLE_NUMBER_ENTRIES) of page descriptor entries and the constructor is executed to allocate the system level representation of the page table 612 .
- Each entry of the Java representation of the page table is of type PageDescriptor.
- the operating system may use Java operations to initialize the fields of the appropriate page table descriptors in the Java representation of the page table directory as new page tables are allocated for the process.
- the operating system may invoke the UPDATESYSTEMVIEW method of the class Directory to update the system level representation of the page table directory with new page table descriptors.
- the operating system may also use Java operations to initialize the fields of the appropriate page descriptors in the Java representation of the page tables as new pages are allocated for the process. Once these fields are initialized, the operating system may invoke the UPDATESYSTEMVIEW method of the class PageTable to update the system level representation of a page table with the new page descriptors.
- the operating system may also cause a page 620 to be swapped out of physical memory 106 to secondary storage if the physical memory allocated to the page 620 is needed by another process. If the page 620 is removed from physical memory 106 , the operating system may use Java operations to update the inMemory field of the Java representation of the page descriptor and then call the UPDATESYSTEMVIEW method of the class PageTable to update the system level representation of the page descriptor 614 . When the page 620 is again accessed by the process owning the segment, the MMU will signal a segment exception to the operating system. The operating system causes the page 620 to be swapped back into the physical memory 106 but not necessarily at the same base address.
- the operating system may use Java operations to update the inMemory field of the Java representation of the page descriptor to indicate that the page 620 is in physical memory 106 and to update the address field with the current physical address of the page 620 .
- the operating system may then call UPDATESYSTEMVIEW to update the system level representation of the page descriptor 614 .
- the operating system may manage the swapping of page tables similarly.
- FIGS. 8 and 9 illustrate the use of multiple object representation to implement interrupt service routines for the system 100 .
- the MPU 104 and JSM 102 may initiate a software routine in response to an asynchronous electronic event, e.g., a signal from a device 116 .
- This event referred to as an interrupt
- IRQ interrupt request
- the operating system executes special interrupt code 806 to save the current context, to process an interrupt service routine, i.e., interrupt handler, which handles the interrupt, and to restore the saved context.
- the address of this handler i.e., the interrupt vector, is generally stored in memory 106 in a table of interrupt vectors 802 .
- This special interrupt code 806 comprises an instruction sequence such as a JVM 108 opcode sequence as illustrated, a C-ISA instruction sequence, a native code instruction sequence, and/or instructions of a non-Java virtual machine (e.g., a .net virtual machine that defines its own instruction set).
- FIG. 9 presents examples of Java classes that may be used by the operating system to create the entries in the interrupt vector table 802 .
- a class InterruptTable is defined (lines 18 - 28 ). This class defines a Java representation of the interrupt vector table 800 as an array with a predetermined number of entries corresponding to the system level representation of the interrupt vector table 802 .
- a method, insertmeonlevel is comprised in the class (lines 22 - 25 ). This method is used to add Java interrupt handlers to the Java representation of the interrupt vector table 800 .
- the class also comprises a Java native method, UPDATESYSTEMVIEW, for creating entries in the system level representation of the interrupt vector table 802 that access the Java interrupt handlers (line 27 ). The operation of insertmeonlevel and UPDATESYSTEMVIEW are explained in more detail below.
- An abstract class lnterruptHandler is also defined (lines 13 - 16 ). This class comprises an abstract method Handler (line 15 ). Each Java interrupt handler is defined as an extension of this class and must implement a method with the name Handler. In addition, each entry of the Java representation of the interrupt vector table 800 is a reference to an object of type InterruptHandler.
- the class MyHandler is an example level 2 interrupt handler definition (lines 1 - 11 ). This class extends the class InterruptHandler (line 1 ) and comprises the required definition of the method Handler (lines 3 - 5 ). While not specifically shown here, the Handler method contains Java code to be executed when a level 2 interrupt is signaled.
- the class comprises a method MyHandler that is used to after an object of type MyHandler is instantiated to insert a reference to the object in the Java representation of the interrupt vector table 800 at an entry corresponding to the interrupt level of the handler (lines 7 - 10 ).
- the MyHandler method invokes the insertmeonlevel method of InterruptTable class to perform the insertion.
- the handler object is defined to handle a level 2 interrupt so it will be inserted at entry two 808 in the Java representation of the interrupt vector table 800 .
- the operating system uses the class InterruptTable to instantiate an InterruptTable object.
- This InterruptTable object contains the Java representation of the interrupt vector table 800 .
- the operating system uses the class MyHandler to instantiate a handler object and invokes the MyHandler method to insert a reference to the handler object in the Java representation of the interrupt vector table 800 at the entry corresponding to interrupt level 2 808 .
- the operating system then invokes UPDATESYSTEMVIEW to create an interrupt vector in the system level interrupt vector table 802 at the entry corresponding to interrupt level 2 810 .
- UPDATESYSTEMVIEW generates a JVM 108 opcode sequence 806 , Jvm_handler, that invokes the Handler method of the MyHandler object and stores a reference to the Jvm_handler in the system level interrupt vector table 802 at the entry corresponding to interrupt level 2 810 . Then, when a level two interrupt 804 is signaled in system 100 , the interrupt vector corresponding to the interrupt level two 810 in the system level interrupt table 802 is selected. The Jvm_handler 806 is executed, which invokes the Java handler Handler of the MyHandler object to actually handle the interrupt.
- the system 100 may be implemented as a mobile device 1015 such as that shown in FIG. 10 .
- the mobile device 1015 comprises an integrated keypad 1012 and display 1014 .
- the JSM processor 102 and MPU processor 104 and other components may be comprised in electronics package 1010 connected to the keypad 1012 , display 1014 , and radio frequency (“RF”) circuitry 1016 .
- the RF circuitry 1016 may be connected to an antenna 1018 .
Abstract
Methods, computer-readable media, and systems for multiple object representation in Java™ are provided. In some illustrative embodiments, a method for multiple object representation in Java software that executes on a processor is provided. The method includes creating a Java representation of a system level data structure, changing a field in the Java representation, and updating a corresponding field in the system level data structure using the contents of the field in the Java representation.
Description
- This application claims the benefit of European Patent Application No. 04291918.3, filed Jul. 27, 2004, incorporated by reference herein as if reproduced in full below. This application is related to co-pending and commonly assigned applications Ser. No. ______ (Attorney Docket No. TI-38582 (1962-23300)), entitled, “Method And System For Managing Virtual Memory,” and Ser. No. ______ (Attorney Docket No. TI-38593 (1962-23400)), entitled “Method And System For Implementing Interrupt Service Routines,” which are incorporated by reference herein.
- Mobile electronic devices such as personal digital assistants (PDAs) and digital cellular telephones are increasingly including applications written in the Java™ programming language. Many of these mobile devices include operating systems written in programming languages other than Java. To increase system stability, it would be desirable to implement all or part of the operating system using the Java programming language. However, manipulating low-level system data structures such as page tables, registers, interrupts, and task structures is difficult in Java. Such low-level structures typically are bit-based structures or complex structures with field sizes that cannot be represented directly in Java structures. For example, there is no way to create in Java a field of five bits that corresponds physically to only five bits in memory. Enhancements to improve the ability to manipulate low-level system data structures in Java™ applications are desirable.
- Accordingly, there are disclosed herein methods, computer-readable media, and systems for multiple object representation in Java. Some embodiments provide a method for multiple object representation in Java software that executes on a processor comprising creating a Java representation of a system level data structure, changing a field in the Java representation, and updating a corresponding field in the system level data structure using the contents of the field in the Java representation.
- Additional embodiments provide computer-readable media storing Java programs that, when executed by a processor, perform the above-described methods. Other embodiments provide systems that comprise a processor, a Java virtual machine configured to execute on the processor, and a Java software program configured to execute on the Java virtual machine. The Java software programs are configured to perform the above-described methods.
- Certain terms are used throughout the following description and claims to refer to particular system components. As one skilled in the art will appreciate, semiconductor companies may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following discussion and in the claims, the terms “including” and “comprising” are used in an open-ended fashion, and thus should be interpreted to mean “including, but not limited to . . . ”. Also, the term “couple” or “couples” is intended to mean either an indirect or direct connection. Thus, if a first device couples to a second device, that connection may be through a direct connection, or through an indirect connection via other devices and connections.
- For a more detailed description of the preferred embodiments of the present invention, reference will now be made to the accompanying drawings, wherein:
-
FIG. 1 shows a diagram of a system in accordance with embodiments of the invention; -
FIG. 2 shows a block diagram of the JSM ofFIG. 1 in accordance with embodiments of the invention; -
FIG. 3 illustrates multiple object representation in accordance with embodiments of the invention; -
FIGS. 4, 6 , and 8 show examples of using multiple object representation in accordance with embodiments of the invention; -
FIGS. 5, 7A , 7B, and 9 show Java source code examples of methods in accordance with embodiments of the invention; and -
FIG. 10 depicts an illustrative embodiment of the system described herein. - The following discussion is directed to various embodiments of the invention. Although one or more of these embodiments may be preferred, the embodiments disclosed should not be interpreted, or otherwise used, as limiting the scope of the disclosure, unless otherwise specified. In addition, one skilled in the art will understand that the following description has broad application, and the discussion of any embodiments is meant only to be exemplary of those embodiments, and not intended to intimate that the scope of the disclosure, is limited to those embodiments.
- The subject matter disclosed herein is directed to methods that provide multiple object representation in Java and methods for using multiple object representation. In embodiments of these methods, a Java class is created that provides both a Java representation and system representation of a system level data structure. The Java representation may be manipulated in Java and the system representation may be updated with the results of these manipulations by a method defined in the Java class. Conversely, the system representation may be manipulated by non-Java code (e.g., a device driver) and the Java representation may be updated with the results of these manipulations by a method defined in the Java class. Merely by way of example, the embodiments described herein are directed to a Java Virtual Machine implemented on a Java processor referred to herein as a Java Stack Machine. These embodiments should not be construed as limitations of the scope of this disclosure. The methods described are applicable to implementations of the Java Virtual Machine on other processors including general purpose processors.
-
FIG. 1 shows asystem 100 in accordance with embodiments of the invention. As shown, the system may comprise at least twoprocessors Processor 102 may be referred to for purposes of this disclosure as a Java Stack Machine (“JSM”) andprocessor 104 may be referred to as a Main Processor Unit (“MPU”).System 100 may also comprisememory 106, and adisplay 114 coupled to both the JSM 102 and MPU 104 via one ormore busses 122. At least a portion of thememory 106 may be shared by both processors, and if desired, other portions of thememory 106 may be designated as private to one processor or the other. Other components such as disk drives and controllers (not specifically shown) may be included as desired for various applications. -
System 100 also comprises a Java Virtual Machine (“JVM”) 108,compiler 110, JavaAPIs 120, Javanative APIs 124, and Javaapplications 118. The JVM may comprise a class loader, bytecode verifier, garbage collector, and a bytecode interpreter loop to interpret the bytecodes that are not executed on the JSMprocessor 102. The Javaapplications 118 are written in Java language source code and may comprise references to one or more classes of the Java Application Program Interfaces (“APIs”) 120 and the Javanative APIs 124. The Javanative APIs 124 comprises interfaces to classes and methods implemented in other languages such as C++, C or assembler. - The Java source code is converted or compiled to a series of
bytecodes 112, with each individual one of the bytecodes referred to as an “opcode.”Bytecodes 112 are provided to the JVM 108, possibly compiled bycompiler 110, and provided to the JSM 102 and/or MPU 104 for execution. In some embodiments, the JSM 102 may execute at least some Java bytecodes directly. When appropriate, however, the JVM 108 may also request the MPU 104 to execute one or more Java bytecodes not executed or executable by the JSM 102. In addition to executing compiled Java bytecodes, the MPU 104 also may execute non-Java instructions. - The
system 100 may host an operating system (not specifically shown) which performs various functions such as virtual memory management, the system task management (i.e., a scheduler), and most or all other native tasks running on the system, management of thedisplay 114, and receiving input fromvarious devices 116. This operating system may be written in Java and may utilize the methods described herein for implementing interrupt handlers, managing virtual memory, and/or for providing a Java view of other system data structures (i.e., multiple object representation). As is described in more detail herein, embodiments of the method for multiple object representation comprise providing joint Java representation and system level representation of a system data structure with appropriate methods for updating each of the representations. - Java bytecodes perform stack-based operations. For example, an “IADD” (integer add) Java opcode pops two integers off the top of the stack, adds them together, and pushes the sum back on the stack. A “simple” opcode is one in which the
JSM 102 may perform an immediate operation either in a single cycle (e.g., an IADD opcode) or in several cycles (e.g., “DUP2_X2”). A “complex” opcode is one in which several memory accesses may be required to be made within the JVM data structure for various verifications (e.g., NULL pointer, array boundaries). - A
JSM processor 102 in accordance with embodiments of the invention may execute, in addition to the Java bytecodes, a second instruction set other than Java™ bytecodes. In some embodiments, the second instruction set may comprise register-based and memory-based operations rather than stack-based operations. This second instruction set complements the Java instruction set and, accordingly, may be referred to as a complementary instruction set architecture (“C-ISA”). By complementary, it is meant that some complex Java bytecodes may be replaced by a “micro-sequence” comprising C-ISA instructions. The execution of Java code may thus be made more efficient and run faster by replacing some opcodes with more efficient micro-sequences of C-ISA instructions. For example, thecompiler 110 may scan a series of Java bytes codes and replace one or more of such bytecodes with an optimized code segment mixing CISA and bytecodes and which is capable of more efficiently performing the function(s) performed by the initial group of Java bytecodes. In at least this way, Java execution may be accelerated by theJSM 102. - The CISA instruction set comprises a plurality of instructions including a “PACK” instruction and an “UNPACK” instruction. The PACK instruction copies the contents of a source data field from the m lowest order bits of a source register to a destination data field of size m in a destination register at a specified location in the destination register. The UNPACK instructions copies the contents of a source data field of size m at a specified location in a source register to a destination register. The operation of the PACK and UNPACK instructions is explained in more detail in co-pending U.S. patent application Ser. No. 11/116,918, entitled “Unpack Instruction” and co-pending U.S. patent application Ser. No. 11/116,897 entitled “Pack Instruction,” both of which are incorporated herein by reference.
-
FIG. 2 shows an illustrative block diagram of theJSM 102. As shown, the JSM comprises acore 128 coupled todata storage 136 andinstruction storage 130. The components of the core 128 preferably comprise a plurality ofregisters 140, address generation units (“AGUs”) 142 and 147, micro-translation lookaside buffers (micro-TLBs) 144 and 156, amulti-entry micro-stack 146, an arithmetic logic unit (“ALU”) 148, amultiplier 150, decodelogic 152, and instruction fetchlogic 154. Data pointed to by operands of opcodes may be retrieved fromdata storage 122 or from the micro-stack 146, and processed by theALU 148. Instructions may be fetched frominstruction storage 130 by fetchlogic 154 and decoded bydecode logic 152. TheAGUs 142 may be used to calculate addresses for C-ISA instructions based, at least in part, on data contained in theregisters 140.AGU 147 couples to the micro-stack 146 and may manage overflow and underflow conditions in the micro-stack 146. The micro-TLBs 144 and 156 perform the function of a cache for the address translation and memory protection information bits that are under the control of the operating system. - Java bytecodes may pop data from and push data onto the micro-stack 146, which micro-stack 146 comprises a plurality of gates in the
core 128 of theJSM 102. The micro-stack 146 comprises the top n entries of a larger stack that is implemented indata storage 136. Although the value of n may be vary in different embodiments, in accordance with at least some embodiments the size n of the micro-stack may be the top eight entries in the larger, memory-based stack. By implementing the micro-stack 146 hardware in thecore 128 of theprocessor 102, access to the data contained in the micro-stack 146 is very fast, although any particular access speed is not a limitation on this disclosure. -
ALU 148 adds, subtracts, and shifts data. Themultiplier 150 may be used to multiply two values together in one or more cycles. The instruction fetchlogic 154 fetches instructions frominstruction storage 130, which instructions may be decoded bydecode logic 152. Because theJSM 102 is configured to process instructions from at least two instruction sets, thedecode logic 152 comprises at least two modes of operation, one mode for each instruction set. As such, thedecode logic unit 152 may comprise a Java mode in which Java bytecodes may be decoded, and a C-ISA mode in which micro-sequences of C-ISA instructions may be decoded. - The
data storage 136 comprises data cache (“D-cache”) 138 and data random access memory (“D-RAM”) 139. The stack (excluding the micro-stack 146), arrays and non-critical data may be stored in the D-cache 138, while Java local variables, critical data and non-Java variables (e.g., C, C++) may be stored in D-RAM 139. Theinstruction storage 130 may comprise instruction RAM (“I-RAM”) 132 and instruction cache (“I-CACHE”) 134. The I-RAM 132 may be used for opcodes or micro-sequences, and the I-CACHE 134 may be used to store other types of Java bytecode and mixed Java/C-ISA instructions. -
FIG. 3 illustrates a method for multiple object representation in accordance with embodiments of the invention. In this method, a Java class is defined that comprises a Java representation of a system level data structure. Examples of such a Java class may be seen inFIGS. 5, 7A , 7B, and 9 and are described in more detail below. In some embodiments, this Java class may comprise a constructor that invokes a Java native method to create the system level data structure. In other embodiments, the system level data structure may be pre-defined. The Java class definition may comprise one or both of two Java native methods for updating the system level data structure and/or the Java representation. One of these Java native methods, referred to herein as UpdateSystemView, updates the system level data structure from the contents of the Java representation. The other Java native method, referred to herein as UpdateJavaView, updates the Java representation from the contents of the system level data structure. - Using this class definition, an
object 302 of the type represented by the Java class may be instantiated inmemory 106 by the operating system or by one of theJava applications 118. In some embodiments, when the object is instantiated, a constructor is invoked to create the systemlevel data structure 300 corresponding to the Java representation. In other embodiments, the systemlevel data structure 300 may be pre-existing. The operating system or application may use Java operations to change one or more fields in the Java representation of the system level data structure and then invoke theUpdateSystemView method 306 to update the systemlevel data structure 300. If the contents of the system level data structure are changed, the operating system or application may invoke theUpdateJavaView method 304 to update theJava representation 302. - In various embodiments, the Java representation comprises Java fields representing each field of the system level data structure (e.g., the class Segment of
FIG. 5 ). Because Java fields are based on Java primitive types, the size of the Java field may be larger than the size of the corresponding field in the system level data structure. For example, if a field in the system level data structure is five bits in size, the Java field corresponding to this field may be defined as a Java type that corresponds to the byte size of the processor architecture (e.g., byte). If a field is 13 bits in size, the corresponding Java instance variable may be defined as a Java type that corresponds to the word size of the processor architecture (e.g., int). - In such embodiments, the UpdateSystemView method copies only the relevant bits of the Java field to the corresponding field in the system level data structure and the UpdateJavaView method copies the bits of the field in the system level data structure into the least significant bits of the corresponding Java field. In the latter case, sign extension is performed for Java types byte, short, int, and long and zero extension is performed for the Java type char. Embodiments of the UpdateSystemView method and the UpdateJavaView method may be implemented using the Pack instruction or the Unpack instruction, respectively, of the
JSM 102. In addition, in some embodiments, the UpdateSystemView and the UpdateJavaView methods copy every field of the Java or system representation, respectively, to the corresponding field in the system or Java representation, respectively. In other embodiments, the UpdateSystemView method and the UpdateJavaView methods only copy data from the fields which have changed in the Java or system representation, respectively. - In other embodiments of the multiple object representation method, the Java representation does not replicate fields of a system level data structure. Instead, the Java representation may contain data that is used in conjunction with a system level data structure and may contain data that is used in conjunction with the system level data structure (e.g., the class InterruptTable of
FIG. 9 ). In such embodiments, the UpdateSystemView method performs the operations required to make the data accessible using the system level data structure (e.g., generating a JVM code sequence that used the data and placing the address of the code sequence in a field of the system level data structure). - Using the above described methods for multiple object representation, it is possible to represent any type of system level data structure in Java, thus making the implementation of operating system functions such as virtual memory management and interrupt handling in Java easier.
FIGS. 4-9 present examples of using multiple object representation for the implementation of virtual memory management and interrupt handling in accordance with embodiments of the invention.FIGS. 4 and 5 illustrate the use of multiple object representation to implement an object that represents a segment descriptor in a virtual memory management system based on segmentation.FIGS. 6, 7A , and 7B illustrate the use of multiple object representation to implement the low-level structures used in a virtual memory management system based on paging.FIGS. 8 and 9 illustrate the use of multiple object representation to implement interrupt service routines.FIGS. 5, 7A , 7B, and 9 present example Java code. The Java code is presented by way of example only. Other implementations are possible and fall within the scope of this disclosure. - A virtual memory management system allows processes to use a memory address space that exceeds the size of the physical memory of the computer system. The virtual address space of a process is divided into portions, i.e., segments or pages, and the operating system moves these portions between physical memory and secondary storage as needed during the life of the process. At any point in time, portions of the virtual memory space of multiple processes may occupy physical memory.
- In general, a virtual memory management system is implemented with a combination of operating system software and hardware comprising at least a memory management unit. When an executing process accesses a memory location, the address specified by the process, i.e., the virtual address, is passed to the MMU. The MMU uses one or more address translation data structures (e.g., page tables, page table directories, page descriptors, and/or segment descriptors), explained in more detail below, to either translate the virtual address to a physical address or to determine that the data corresponding to the virtual address is currently not in physical memory. In the latter case, the MMU generates a virtual memory exception to notify the operating system to handle the situation.
- The operating system is responsible for: (1) determining what portions of the virtual memory space of a process are maintained in physical memory and what portions are placed in secondary storage; (2) maintaining the address translation data structures used by the MMU; and (3) handling virtual memory exceptions. Such handling includes freeing up or allocating space in physical memory to hold the missing information, possibly copying a portion of the virtual memory space of another process to secondary storage to make room for the missing information, bringing the relevant information in from secondary storage, and updating the address translation data structures.
- A virtual memory management system may be based on segmentation, paging or some combination of the two.
FIGS. 4 and 5 illustrate the use of multiple object representation to implement a Java class that represents a segment descriptor of a virtual memory management system based on segmentation. In this type of virtual memory management system, the virtual address space of each process is divided into blocks of contiguous memory called segments. In general, each segment has a particular use. These segments may vary in size and a process may have one or more segments. For example, a process may have a code segment storing executable code, a data segment holding the data used or created by the code segment, a stack segment used exclusively for storing a stack used by the process, and/or a heap segment used exclusively for heap storage by the process. - In a segmented virtual memory management system, a
virtual address 400 is comprised of asegment descriptor index 402 and asegment index 404. The relative sizes of thesegment descriptor 402 and thesegment index 404 depend on the architecture of the memory management unit (“MMU”) managingmemory 106. Asegment descriptor index 402 identifies thesegment descriptor 408 in a segment table (not specifically shown) that corresponds to thememory segment 420 containing thephysical address 422 corresponding to thevirtual address 400. Thesegment index 404 contains the offset of thatphysical address 422 within thememory segment 420. - A new segment descriptor is created by the operating system for each segment required by a process. The format of a segment descriptor may vary depending on the architecture of the MMU. In some embodiments, the
segment descriptor 408 may be comprised of abase address field 412, asize field 414, and anaccess field 410. Thebase address 412 contains the starting physical address of thememory segment 420. The size field contains the size of thesegment 420. The contents of theaccess field 410 may vary depending on the architecture of the MMU. For example, theaccess field 410 may contain bits fields defining the access attributes (e.g., read, write, execute) of thesegment 420. Theaccess field 410 may also contain bits for managing the swapping of the segment to secondary storage (not specifically shown) such as a bit that is set if the segment is currently inmemory 106 and a bit that is set if thesegment 420 is modified. -
FIG. 5 presents an example of a Java class for creating and managing asegment descriptor 408 in Java using the previously described method for multiple object representation. A class Segment is defined that comprises a Java view of the segment descriptor (lines 3-5) and a constructor that invokes a Java native method to create the system representation of the segment descriptor (lines 7-10) that is used by the MMU. The class also comprises a native method UPDATESYSTEMVIEW (line 12) that may be called to update the system representation of the segment descriptor if the fields of the Java view are changed. This native method contains the code required to copy the contents of the Java fields to the corresponding fields in the system representation. - In some embodiments, the operating system of
system 100 may use the above class for virtual memory management based on segmentation. For example, when the operating system allocates asegment 420 for a process, the operating system may instantiate anew segment object 406 using the Segment class. AJava object 406 is allocated that contains the Java representation of thesegment descriptor 408. The constructor is executed to allocate thesegment descriptor 408. The operating system may then use Java operations to initialize the access, size, and base address fields of theJava representation 406 to correspond to thenew segment 420. Once these fields are initialized, the operating system may call theUPDATESYSTEMVIEW method 416 to copy the values in theJava representation 406 to the corresponding fields in thesegment descriptor 408. The MMU may then use thesegment descriptor 408 for virtual address translation. - The operating system may also cause the
segment 420 to be swapped out of physical memory to secondary storage if the physical memory allocated to thesegment 420 is needed by another process. If thesegment 420 is removed fromphysical memory 106, the operating system may use Java operations to update the bit in the access field of the Java view that indicates whether or not the segment is in memory and then call UPDATESYSTEMVIEW to update thesegment descriptor 408. When thesegment 420 is again accessed by the process owning the segment, the MMU will signal a segment exception to the operating system. The operating system causes thesegment 420 to be swapped back into thephysical memory 106 but not necessarily at the same base address. When thesegment 420 is placed inphysical memory 106 again, the operating system may use Java operations to update the bit in the access field of theJava view 408 to indicate that thesegment 420 is inphysical memory 106 and to update the base address field with the current physical address of thesegment 420. The operating system then calls UPDATESYSTEMVIEW to update thesegment descriptor 408. -
FIGS. 6, 7A , and 7B illustrate the use of multiple object representation to implement the low-level structures used in a virtual memory management system based on paging. In this type of virtual memory management system, the virtual address space of each process is divided into equal sized blocks of contiguous memory called pages. In some embodiments, avirtual address 600 is comprised of apage directory index 602, apage table index 604 and apage index 606. The relative sizes of thepage directory index 602, thepage table index 604, and thepage index 606 depend on the architecture of the memory management unit (“MMU”) managingmemory 106. Thepage directory index 602 identifies thepage table descriptor 610 in apage table directory 608 of a page table 612. Thepage table index 604 identifies thepage descriptor 614 in the page table 612 that corresponds to thememory page 620. Thepage index 606 contains the offset of thephysical address 622 that corresponds to thevirtual address 600 within thememory page 620. The MMU translates thevirtual address 600 to thephysical address 622 using the entries in thepage table directory 608 and the page table 612 specified in thevirtual address 600. -
FIGS. 7A and 7B present examples of Java classes for creating and managing page tables and page table directories in Java using the previously described method for multiple object representation. In these examples, a minimal number of fields are comprised in the system level data structures for page table descriptors and page descriptors for purposes of illustration. As one of ordinary skill in the art would know, these descriptors may vary in complexity. Representations of the more complex descriptors fall within the scope of this disclosure. - Referring first to
FIG. 7B , a class PageDescriptor is defined (lines 39-46). This class defines Java instance variables or fields to represent each field of a system level representation of a page descriptor 614 (lines 40-45). In some embodiments, these fields comprise a base address field, a size field, an access field, a Boolean field for indicating whether the page is in memory, a Boolean field for indicating if the page has been modified, and a protection field. The address field contains the physical address of the page. The size field contains the size of the page. The contents of the access field may vary depending on the architecture of the MMU. For example, the access field may contain bits fields defining the access attributes (e.g., read, write, execute) of the page. The protection field contains bits specifying the protection level of the page. - A class PageTable is defined (lines 24-37) for use in creating page tables (e.g., page table 612). This class defines a Java representation of a page table that contains a predefined number of entries of type PageDescriptor (line 28). That is, each entry of the Java representation of a page table is comprised of the fields defined in the class PageDescriptor (lines 39-46. The class also comprises a constructor that creates the system level representation of a page table 612 (lines 31-33). In addition, the class comprises a native Java method, UPDATSYSTEMVIEW, for updating the system representation of the page table from the entries of the Java representation of the page table (line 35).
- Referring now to
FIG. 7A , a class PageTableDescriptor (lines 16-230) is defined. This class defines Java instance variables or fields to represent each field of a system level representation of a page table descriptor 610 (lines 18-22). In some embodiments, these fields comprise a size field, a protection field, a Boolean field indicating if the page table is in physical memory or not, a Boolean field indicating whether the page table has been modified, and a field containing an object reference to a page table object. The size field contains the size of the page table. The protection field contains bits specifying the protection level of the page table. - A class Directory is defined (lines 1-14) for use in creating page table directories (e.g., page table directory 608). This class defines a Java representation of a page table directory that contains a predefined number of entries of type PageTableDescriptor (lines 5-6). That is, each entry of the Java representation of a page table directory is comprised of the five fields defined in the class PageTableDescriptor (lines 18-22). The class also comprises a constructor that creates the system level representation of a page table directory 608 (lines 8-10). In addition, the class comprises a native Java method, UPDATSYSTEMVIEW, for updating the system representation of the page table directory from the entries of the Java representation of the page table directory (line 12).
- In some embodiments, the operating system of
system 100 may use the above paging classes for virtual memory management. For example, when the operating system loads a process initially, it may use the class Directory to instantiate a Java representation of a page table directory and a system level representation of the page table directory for the process. The Java representation of the page table directory is allocated sufficient memory to hold a predetermined number (i.e., DIRECTORY_NUMBER_ENTRIES) of page table descriptor entries and the constructor is executed to allocate the system level representation of thepage table directory 608. Each entry of the Java representation of the page table directory is of type PageTableDescriptor. - The operating system may also use the PageTable class to create one or more Java representations of page tables for the process. Each Java representation of a page table is allocated sufficient memory to hold a predetermined number (i.e., PAGETABLE_NUMBER_ENTRIES) of page descriptor entries and the constructor is executed to allocate the system level representation of the page table 612. Each entry of the Java representation of the page table is of type PageDescriptor. The operating system may use Java operations to initialize the fields of the appropriate page table descriptors in the Java representation of the page table directory as new page tables are allocated for the process. The operating system may invoke the UPDATESYSTEMVIEW method of the class Directory to update the system level representation of the page table directory with new page table descriptors.
- The operating system may also use Java operations to initialize the fields of the appropriate page descriptors in the Java representation of the page tables as new pages are allocated for the process. Once these fields are initialized, the operating system may invoke the UPDATESYSTEMVIEW method of the class PageTable to update the system level representation of a page table with the new page descriptors.
- The operating system may also cause a
page 620 to be swapped out ofphysical memory 106 to secondary storage if the physical memory allocated to thepage 620 is needed by another process. If thepage 620 is removed fromphysical memory 106, the operating system may use Java operations to update the inMemory field of the Java representation of the page descriptor and then call the UPDATESYSTEMVIEW method of the class PageTable to update the system level representation of thepage descriptor 614. When thepage 620 is again accessed by the process owning the segment, the MMU will signal a segment exception to the operating system. The operating system causes thepage 620 to be swapped back into thephysical memory 106 but not necessarily at the same base address. When thepage 620 is placed inphysical memory 106 again, the operating system may use Java operations to update the inMemory field of the Java representation of the page descriptor to indicate that thepage 620 is inphysical memory 106 and to update the address field with the current physical address of thepage 620. The operating system may then call UPDATESYSTEMVIEW to update the system level representation of thepage descriptor 614. The operating system may manage the swapping of page tables similarly. -
FIGS. 8 and 9 illustrate the use of multiple object representation to implement interrupt service routines for thesystem 100. TheMPU 104 andJSM 102 may initiate a software routine in response to an asynchronous electronic event, e.g., a signal from adevice 116. This event, referred to as an interrupt, is signaled to the operating system via an interrupt request (“IRQ”) 804. The operating system executes special interruptcode 806 to save the current context, to process an interrupt service routine, i.e., interrupt handler, which handles the interrupt, and to restore the saved context. The address of this handler, i.e., the interrupt vector, is generally stored inmemory 106 in a table of interruptvectors 802. This special interruptcode 806 comprises an instruction sequence such as aJVM 108 opcode sequence as illustrated, a C-ISA instruction sequence, a native code instruction sequence, and/or instructions of a non-Java virtual machine (e.g., a .net virtual machine that defines its own instruction set). -
FIG. 9 presents examples of Java classes that may be used by the operating system to create the entries in the interrupt vector table 802. A class InterruptTable is defined (lines 18-28). This class defines a Java representation of the interrupt vector table 800 as an array with a predetermined number of entries corresponding to the system level representation of the interrupt vector table 802. A method, insertmeonlevel, is comprised in the class (lines 22-25). This method is used to add Java interrupt handlers to the Java representation of the interrupt vector table 800. The class also comprises a Java native method, UPDATESYSTEMVIEW, for creating entries in the system level representation of the interrupt vector table 802 that access the Java interrupt handlers (line 27). The operation of insertmeonlevel and UPDATESYSTEMVIEW are explained in more detail below. - An abstract class lnterruptHandler is also defined (lines 13-16). This class comprises an abstract method Handler (line 15). Each Java interrupt handler is defined as an extension of this class and must implement a method with the name Handler. In addition, each entry of the Java representation of the interrupt vector table 800 is a reference to an object of type InterruptHandler.
- The class MyHandler is an
example level 2 interrupt handler definition (lines 1-11). This class extends the class InterruptHandler (line 1) and comprises the required definition of the method Handler (lines 3-5). While not specifically shown here, the Handler method contains Java code to be executed when alevel 2 interrupt is signaled. The class comprises a method MyHandler that is used to after an object of type MyHandler is instantiated to insert a reference to the object in the Java representation of the interrupt vector table 800 at an entry corresponding to the interrupt level of the handler (lines 7-10). The MyHandler method invokes the insertmeonlevel method of InterruptTable class to perform the insertion. In this example, the handler object is defined to handle alevel 2 interrupt so it will be inserted at entry two 808 in the Java representation of the interrupt vector table 800. - The operating system uses the class InterruptTable to instantiate an InterruptTable object. This InterruptTable object contains the Java representation of the interrupt vector table 800. To create an interrupt vector in the system level representation of the interrupt vector table 802, the operating system uses the class MyHandler to instantiate a handler object and invokes the MyHandler method to insert a reference to the handler object in the Java representation of the interrupt vector table 800 at the entry corresponding to interrupt
level 2 808. The operating system then invokes UPDATESYSTEMVIEW to create an interrupt vector in the system level interrupt vector table 802 at the entry corresponding to interruptlevel 2 810. UPDATESYSTEMVIEW generates aJVM 108opcode sequence 806, Jvm_handler, that invokes the Handler method of the MyHandler object and stores a reference to the Jvm_handler in the system level interrupt vector table 802 at the entry corresponding to interruptlevel 2 810. Then, when a level two interrupt 804 is signaled insystem 100, the interrupt vector corresponding to the interrupt level two 810 in the system level interrupt table 802 is selected. TheJvm_handler 806 is executed, which invokes the Java handler Handler of the MyHandler object to actually handle the interrupt. - The
system 100 may be implemented as amobile device 1015 such as that shown inFIG. 10 . As shown, themobile device 1015 comprises anintegrated keypad 1012 anddisplay 1014. TheJSM processor 102 andMPU processor 104 and other components may be comprised inelectronics package 1010 connected to thekeypad 1012,display 1014, and radio frequency (“RF”)circuitry 1016. TheRF circuitry 1016 may be connected to anantenna 1018. - While the various embodiments of the invention have been shown and described, modifications thereof can be made by one skilled in the art without departing from the spirit and teachings of the invention. The embodiments described herein are illustrative only, and are not intended to be limiting. Many variations and modifications of the invention disclosed herein are possible and are within the scope of the invention. Accordingly, the scope of protection is not limited by the description set out above. Each and every claim is incorporated into the specification as an embodiment of the present invention.
Claims (28)
1. A method for multiple object representation in Java software that executes on a processor, comprising:
creating a Java representation of a system level data structure;
changing a field in the Java representation; and
updating a corresponding field in the system level data structure using the contents of the field in the Java representation.
2. The method of claim 1 , wherein creating a Java representation further comprises:
instantiating a Java object using a Java class representing the system level data structure, wherein the Java class comprises a Java native method for updating the system level data structure; and
updating a corresponding field in the system level data structure further comprises executing the Java native method.
3. The method of claim 2 , wherein
the field in the Java representation is larger than the corresponding field in the system level data structure, and
executing a Java native method further comprises copying the relevant bits from the field in the Java representation to the corresponding field in the system level data structure.
4. The method of claim 3 , wherein the Java native method uses a pack instruction of the processor.
5. The method of claim 2 , wherein
the Java class comprises a constructor to create the system level data structure, and
instantiating the Java object further comprises executing the constructor, wherein the system level data structure is created.
6. The method of claim 1 , further comprising:
changing a field in the system level data structure; and
updating a corresponding field in the Java representation using the contents of the field in the system level data structure.
7. The method of claim 6 , wherein creating a Java representation further comprises:
instantiating a Java object using a Java class representing the system level data structure, wherein the Java class comprises a Java native method for updating the Java representation; and
updating the corresponding field in the Java representation further comprises executing the Java native method.
8. The method of claim 7 , wherein
the field in the system level data structure is smaller than the corresponding field in the Java representation, and
executing a Java native method further comprises copying the field in the system level data structure to the least significant bits of the corresponding field in the Java representation.
9. The method of claim 8 , wherein the Java native method uses an unpack instruction of the processor.
10. A computer-readable medium storing a Java program that, when executed by a processor, performs a method comprising:
creating a Java representation of a system level data structure;
changing a field in the Java representation; and
updating a corresponding field in the system level data structure using the contents of the field in the Java representation.
11. The computer readable medium of claim 10 , wherein creating a Java representation further comprises:
instantiating a Java object using a Java class representing the system level data structure, wherein the Java class comprises a Java native method for updating the system level data structure; and
updating a corresponding field in the system level data structure further comprises executing the Java native method.
12. The computer readable medium of claim 11 , wherein
the field in the Java representation is larger than the corresponding field in the system level data structure, and
executing a Java native method further comprises copying the relevant bits from the field in the Java representation to the corresponding field in the system level data structure.
13. The computer readable medium of claim 12 , wherein the Java native method uses a pack instruction of the processor.
14. The computer readable medium of claim 11 , wherein
the Java class comprises a constructor to create the system level data structure, and
instantiating the Java object further comprises executing the constructor, wherein the system level data structure is created.
15. The computer readable medium of claim 10 , further comprising:
changing a field in the system level data structure; and
updating a corresponding field in the Java representation using the contents of the field in the system level data structure.
16. The computer readable medium of claim 15 , wherein creating a Java representation further comprises:
instantiating a Java object using a Java class representing the system level data structure, wherein the Java class comprises a Java native method for updating the Java representation; and
updating the corresponding field in the Java representation further comprises executing the Java native method.
17. The computer readable medium of claim 16 , wherein
the field in the system level data structure is smaller than the corresponding field in the Java representation, and
executing a Java native method further comprises copying the field in the system level data structure to the least significant bits of the corresponding field in the Java representation.
18. The computer readable medium of claim 17 , wherein the Java native method uses an unpack instruction of the processor.
19. A system, comprising:
a processor;
a Java virtual machine (“JVM”) configured to execute on the processor; and
a Java software program configured to execute on the JVM, wherein the Java software program is configured
to create a Java representation of a system level data structure,
to change a field in the Java representation, and
to update a corresponding field in the system level data structure using the contents of the field in the Java representation.
20. The system of claim 19 , wherein the Java software program is further configured
to instantiate a Java object using a Java class representing the system level data structure, wherein the Java class comprises a Java native method for updating the system level data structure; and
to update a corresponding field in the system level data structure by executing the Java native method.
21. The system of claim 19 , wherein
the field in the Java representation is larger than the corresponding field in the system level data structure, and
executing the Java native method further comprises copying the relevant bits from the field in the Java representation to the corresponding field in the system level data structure.
22. The system of claim 21 , wherein the Java native method uses a pack instruction of the processor.
23. The system of claim 20 , wherein
the Java class comprises a constructor to create the system level data structure, and
the Java software program is further configured to execute the constructor, wherein the system level data structure is created.
24. The system of claim 19 , wherein the Java software program is further configured
to change a field in the system level data structure, and
to update a corresponding field in the Java representation using the contents of the field in the system level data structure.
25. The system of claim 24 , wherein the Java software program is further configured
to instantiate a Java object using a Java class representing the system level data structure, wherein the Java class comprises a Java native method for updating the Java representation; and
to update the corresponding field in the Java representation by executing the Java native method.
26. The system of claim 25 , wherein
the field in the system level data structure is smaller than the corresponding field in the Java representation, and
executing the Java native method further comprises copying the field in the system level data structure to the least significant bits of the corresponding field in the Java representation.
27. The system of claim 26 , wherein the Java native method uses an unpack instruction of the processor.
28. The system of claim 19 , wherein the system comprises a mobile device.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04291918.3 | 2004-07-27 | ||
EP04291918A EP1622009A1 (en) | 2004-07-27 | 2004-07-27 | JSM architecture and systems |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060026201A1 true US20060026201A1 (en) | 2006-02-02 |
Family
ID=34931294
Family Applications (37)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/116,918 Abandoned US20060026398A1 (en) | 2004-07-27 | 2005-04-28 | Unpack instruction |
US11/116,897 Abandoned US20060026397A1 (en) | 2004-07-27 | 2005-04-28 | Pack instruction |
US11/116,522 Active 2029-06-29 US8185666B2 (en) | 2004-07-27 | 2005-04-28 | Compare instruction |
US11/116,893 Abandoned US20060026396A1 (en) | 2004-07-27 | 2005-04-28 | Memory access instruction with optional error check |
US11/135,796 Abandoned US20060026392A1 (en) | 2004-07-27 | 2005-05-24 | Method and system of informing a micro-sequence of operand width |
US11/186,271 Active 2029-06-12 US7930689B2 (en) | 2004-07-27 | 2005-07-21 | Method and system for accessing indirect memories |
US11/186,063 Abandoned US20060026183A1 (en) | 2004-07-27 | 2005-07-21 | Method and system provide concurrent access to a software object |
US11/186,315 Active 2030-12-08 US8516496B2 (en) | 2004-07-27 | 2005-07-21 | Storing contexts for thread switching |
US11/186,239 Active 2027-12-15 US7574584B2 (en) | 2004-07-27 | 2005-07-21 | Splitting execution of a floating-point add instruction between an integer pipeline for performing mantissa addition and a hardware state machine |
US11/186,062 Abandoned US20060023517A1 (en) | 2004-07-27 | 2005-07-21 | Method and system for dynamic address translation |
US11/186,330 Abandoned US20060026394A1 (en) | 2004-07-27 | 2005-07-21 | Optimizing data manipulation in media processing applications |
US11/186,036 Active 2030-06-19 US8078842B2 (en) | 2004-07-27 | 2005-07-21 | Removing local RAM size limitations when executing software code |
US11/187,199 Abandoned US20060026200A1 (en) | 2004-07-27 | 2005-07-22 | Method and system for shared object data member zones |
US11/188,336 Abandoned US20060026401A1 (en) | 2004-07-27 | 2005-07-25 | Method and system to disable the "wide" prefix |
US11/188,551 Active 2032-03-09 US9201807B2 (en) | 2004-07-27 | 2005-07-25 | Method and system for managing virtual memory |
US11/188,668 Active 2026-05-05 US7260682B2 (en) | 2004-07-27 | 2005-07-25 | Cache memory usable as scratch pad storage |
US11/188,923 Abandoned US20060026322A1 (en) | 2004-07-27 | 2005-07-25 | Interrupt management in dual core processors |
US11/188,592 Active 2029-02-28 US8024554B2 (en) | 2004-07-27 | 2005-07-25 | Modifying an instruction stream using one or more bits to replace an instruction or to replace an instruction and to subsequently execute the replaced instruction |
US11/188,504 Active 2026-10-13 US7500085B2 (en) | 2004-07-27 | 2005-07-25 | Identifying code for compilation |
US11/188,411 Active 2028-03-27 US7606977B2 (en) | 2004-07-27 | 2005-07-25 | Context save and restore with a stack-based memory structure |
US11/188,311 Active 2026-10-10 US7533250B2 (en) | 2004-07-27 | 2005-07-25 | Automatic operand load, modify and store |
US11/188,670 Active 2031-03-01 US8380906B2 (en) | 2004-07-27 | 2005-07-25 | Method and system for implementing interrupt service routines |
US11/188,550 Abandoned US20060026201A1 (en) | 2004-07-27 | 2005-07-25 | Method and system for multiple object representation |
US11/188,309 Abandoned US20060026407A1 (en) | 2004-07-27 | 2005-07-25 | Delegating tasks between multiple processor cores |
US11/188,310 Active 2029-05-11 US8046748B2 (en) | 2004-07-27 | 2005-07-25 | Method and system to emulate an M-bit instruction set |
US11/188,667 Abandoned US20060026312A1 (en) | 2004-07-27 | 2005-07-25 | Emulating a direct memory access controller |
US11/188,503 Active 2027-01-25 US7587583B2 (en) | 2004-07-27 | 2005-07-25 | Method and system for processing a “WIDE” opcode when it is not used as a prefix for an immediately following opcode |
US11/188,827 Active 2026-08-09 US7493476B2 (en) | 2004-07-27 | 2005-07-25 | Method and system for obtaining an immediate operand of a bytecode for use by a micro-sequence |
US11/188,502 Active 2029-03-09 US7757223B2 (en) | 2004-07-27 | 2005-07-25 | Method and system to construct a data-flow analyzer for a bytecode verifier |
US11/188,491 Active 2027-06-12 US7546437B2 (en) | 2004-07-27 | 2005-07-25 | Memory usable in cache mode or scratch pad mode to reduce the frequency of memory accesses |
US11/189,410 Active 2027-04-17 US7543285B2 (en) | 2004-07-27 | 2005-07-26 | Method and system of adaptive dynamic compiler resolution |
US11/189,245 Abandoned US20060026126A1 (en) | 2004-07-27 | 2005-07-26 | Method and system for making a java system call |
US11/189,422 Active 2029-04-16 US7743384B2 (en) | 2004-07-27 | 2005-07-26 | Method and system for implementing an interrupt handler |
US11/189,411 Abandoned US20060026580A1 (en) | 2004-07-27 | 2005-07-26 | Method and related system of dynamic compiler resolution |
US11/189,637 Active 2028-06-25 US7752610B2 (en) | 2004-07-27 | 2005-07-26 | Method and system for thread abstraction |
US11/189,367 Active 2026-10-25 US7624382B2 (en) | 2004-07-27 | 2005-07-26 | Method and system of control flow graph construction |
US11/189,211 Active 2028-02-02 US8024716B2 (en) | 2004-07-27 | 2005-07-26 | Method and apparatus for code optimization |
Family Applications Before (22)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/116,918 Abandoned US20060026398A1 (en) | 2004-07-27 | 2005-04-28 | Unpack instruction |
US11/116,897 Abandoned US20060026397A1 (en) | 2004-07-27 | 2005-04-28 | Pack instruction |
US11/116,522 Active 2029-06-29 US8185666B2 (en) | 2004-07-27 | 2005-04-28 | Compare instruction |
US11/116,893 Abandoned US20060026396A1 (en) | 2004-07-27 | 2005-04-28 | Memory access instruction with optional error check |
US11/135,796 Abandoned US20060026392A1 (en) | 2004-07-27 | 2005-05-24 | Method and system of informing a micro-sequence of operand width |
US11/186,271 Active 2029-06-12 US7930689B2 (en) | 2004-07-27 | 2005-07-21 | Method and system for accessing indirect memories |
US11/186,063 Abandoned US20060026183A1 (en) | 2004-07-27 | 2005-07-21 | Method and system provide concurrent access to a software object |
US11/186,315 Active 2030-12-08 US8516496B2 (en) | 2004-07-27 | 2005-07-21 | Storing contexts for thread switching |
US11/186,239 Active 2027-12-15 US7574584B2 (en) | 2004-07-27 | 2005-07-21 | Splitting execution of a floating-point add instruction between an integer pipeline for performing mantissa addition and a hardware state machine |
US11/186,062 Abandoned US20060023517A1 (en) | 2004-07-27 | 2005-07-21 | Method and system for dynamic address translation |
US11/186,330 Abandoned US20060026394A1 (en) | 2004-07-27 | 2005-07-21 | Optimizing data manipulation in media processing applications |
US11/186,036 Active 2030-06-19 US8078842B2 (en) | 2004-07-27 | 2005-07-21 | Removing local RAM size limitations when executing software code |
US11/187,199 Abandoned US20060026200A1 (en) | 2004-07-27 | 2005-07-22 | Method and system for shared object data member zones |
US11/188,336 Abandoned US20060026401A1 (en) | 2004-07-27 | 2005-07-25 | Method and system to disable the "wide" prefix |
US11/188,551 Active 2032-03-09 US9201807B2 (en) | 2004-07-27 | 2005-07-25 | Method and system for managing virtual memory |
US11/188,668 Active 2026-05-05 US7260682B2 (en) | 2004-07-27 | 2005-07-25 | Cache memory usable as scratch pad storage |
US11/188,923 Abandoned US20060026322A1 (en) | 2004-07-27 | 2005-07-25 | Interrupt management in dual core processors |
US11/188,592 Active 2029-02-28 US8024554B2 (en) | 2004-07-27 | 2005-07-25 | Modifying an instruction stream using one or more bits to replace an instruction or to replace an instruction and to subsequently execute the replaced instruction |
US11/188,504 Active 2026-10-13 US7500085B2 (en) | 2004-07-27 | 2005-07-25 | Identifying code for compilation |
US11/188,411 Active 2028-03-27 US7606977B2 (en) | 2004-07-27 | 2005-07-25 | Context save and restore with a stack-based memory structure |
US11/188,311 Active 2026-10-10 US7533250B2 (en) | 2004-07-27 | 2005-07-25 | Automatic operand load, modify and store |
US11/188,670 Active 2031-03-01 US8380906B2 (en) | 2004-07-27 | 2005-07-25 | Method and system for implementing interrupt service routines |
Family Applications After (14)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/188,309 Abandoned US20060026407A1 (en) | 2004-07-27 | 2005-07-25 | Delegating tasks between multiple processor cores |
US11/188,310 Active 2029-05-11 US8046748B2 (en) | 2004-07-27 | 2005-07-25 | Method and system to emulate an M-bit instruction set |
US11/188,667 Abandoned US20060026312A1 (en) | 2004-07-27 | 2005-07-25 | Emulating a direct memory access controller |
US11/188,503 Active 2027-01-25 US7587583B2 (en) | 2004-07-27 | 2005-07-25 | Method and system for processing a “WIDE” opcode when it is not used as a prefix for an immediately following opcode |
US11/188,827 Active 2026-08-09 US7493476B2 (en) | 2004-07-27 | 2005-07-25 | Method and system for obtaining an immediate operand of a bytecode for use by a micro-sequence |
US11/188,502 Active 2029-03-09 US7757223B2 (en) | 2004-07-27 | 2005-07-25 | Method and system to construct a data-flow analyzer for a bytecode verifier |
US11/188,491 Active 2027-06-12 US7546437B2 (en) | 2004-07-27 | 2005-07-25 | Memory usable in cache mode or scratch pad mode to reduce the frequency of memory accesses |
US11/189,410 Active 2027-04-17 US7543285B2 (en) | 2004-07-27 | 2005-07-26 | Method and system of adaptive dynamic compiler resolution |
US11/189,245 Abandoned US20060026126A1 (en) | 2004-07-27 | 2005-07-26 | Method and system for making a java system call |
US11/189,422 Active 2029-04-16 US7743384B2 (en) | 2004-07-27 | 2005-07-26 | Method and system for implementing an interrupt handler |
US11/189,411 Abandoned US20060026580A1 (en) | 2004-07-27 | 2005-07-26 | Method and related system of dynamic compiler resolution |
US11/189,637 Active 2028-06-25 US7752610B2 (en) | 2004-07-27 | 2005-07-26 | Method and system for thread abstraction |
US11/189,367 Active 2026-10-25 US7624382B2 (en) | 2004-07-27 | 2005-07-26 | Method and system of control flow graph construction |
US11/189,211 Active 2028-02-02 US8024716B2 (en) | 2004-07-27 | 2005-07-26 | Method and apparatus for code optimization |
Country Status (2)
Country | Link |
---|---|
US (37) | US20060026398A1 (en) |
EP (1) | EP1622009A1 (en) |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9233513B2 (en) | 2011-03-18 | 2016-01-12 | Johnson & Johnson Vision Care, Inc. | Apparatus for manufacturing stacked integrated component media inserts for ophthalmic devices |
US9535268B2 (en) | 2011-03-18 | 2017-01-03 | Johnson & Johnson Vision Care, Inc. | Multiple energization elements in stacked integrated component devices |
US9675443B2 (en) | 2009-09-10 | 2017-06-13 | Johnson & Johnson Vision Care, Inc. | Energized ophthalmic lens including stacked integrated components |
US9698129B2 (en) | 2011-03-18 | 2017-07-04 | Johnson & Johnson Vision Care, Inc. | Stacked integrated component devices with energization |
US9703120B2 (en) | 2011-02-28 | 2017-07-11 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus for an ophthalmic lens with functional insert layers |
US9804418B2 (en) | 2011-03-21 | 2017-10-31 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus for functional insert with power layer |
US10345620B2 (en) | 2016-02-18 | 2019-07-09 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus to form biocompatible energization elements incorporating fuel cells for biomedical devices |
US10361405B2 (en) | 2014-08-21 | 2019-07-23 | Johnson & Johnson Vision Care, Inc. | Biomedical energization elements with polymer electrolytes |
US10361404B2 (en) | 2014-08-21 | 2019-07-23 | Johnson & Johnson Vision Care, Inc. | Anodes for use in biocompatible energization elements |
US10367233B2 (en) | 2014-08-21 | 2019-07-30 | Johnson & Johnson Vision Care, Inc. | Biomedical energization elements with polymer electrolytes and cavity structures |
US10374216B2 (en) | 2014-08-21 | 2019-08-06 | Johnson & Johnson Vision Care, Inc. | Pellet form cathode for use in a biocompatible battery |
US10381687B2 (en) | 2014-08-21 | 2019-08-13 | Johnson & Johnson Vision Care, Inc. | Methods of forming biocompatible rechargable energization elements for biomedical devices |
US10386656B2 (en) | 2014-08-21 | 2019-08-20 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus to form separators for biocompatible energization elements for biomedical devices |
US10451897B2 (en) | 2011-03-18 | 2019-10-22 | Johnson & Johnson Vision Care, Inc. | Components with multiple energization elements for biomedical devices |
US10558062B2 (en) | 2014-08-21 | 2020-02-11 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus to form biocompatible energization primary elements for biomedical device |
US10598958B2 (en) | 2014-08-21 | 2020-03-24 | Johnson & Johnson Vision Care, Inc. | Device and methods for sealing and encapsulation for biocompatible energization elements |
US10627651B2 (en) | 2014-08-21 | 2020-04-21 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus to form biocompatible energization primary elements for biomedical devices with electroless sealing layers |
US10775644B2 (en) | 2012-01-26 | 2020-09-15 | Johnson & Johnson Vision Care, Inc. | Ophthalmic lens assembly having an integrated antenna structure |
Families Citing this family (265)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1466261B1 (en) | 2002-01-08 | 2018-03-07 | Seven Networks, LLC | Connection architecture for a mobile network |
US8468126B2 (en) | 2005-08-01 | 2013-06-18 | Seven Networks, Inc. | Publishing data in an information community |
US7853563B2 (en) | 2005-08-01 | 2010-12-14 | Seven Networks, Inc. | Universal data aggregation |
US7917468B2 (en) | 2005-08-01 | 2011-03-29 | Seven Networks, Inc. | Linking of personal information management data |
US7249128B2 (en) * | 2003-08-05 | 2007-07-24 | International Business Machines Corporation | Performance prediction system with query mining |
EP1622009A1 (en) * | 2004-07-27 | 2006-02-01 | Texas Instruments Incorporated | JSM architecture and systems |
US7441271B2 (en) | 2004-10-20 | 2008-10-21 | Seven Networks | Method and apparatus for intercepting events in a communication system |
US8010082B2 (en) | 2004-10-20 | 2011-08-30 | Seven Networks, Inc. | Flexible billing architecture |
US7706781B2 (en) | 2004-11-22 | 2010-04-27 | Seven Networks International Oy | Data security in a mobile e-mail service |
US7643818B2 (en) * | 2004-11-22 | 2010-01-05 | Seven Networks, Inc. | E-mail messaging to/from a mobile terminal |
FI117152B (en) | 2004-12-03 | 2006-06-30 | Seven Networks Internat Oy | E-mail service provisioning method for mobile terminal, involves using domain part and further parameters to generate new parameter set in list of setting parameter sets, if provisioning of e-mail service is successful |
EP1828932A4 (en) * | 2004-12-10 | 2008-03-05 | Seven Networks Internat Oy | Database synchronization |
FI120165B (en) * | 2004-12-29 | 2009-07-15 | Seven Networks Internat Oy | Synchronization of a database through a mobile network |
US7877703B1 (en) | 2005-03-14 | 2011-01-25 | Seven Networks, Inc. | Intelligent rendering of information in a limited display environment |
US8438633B1 (en) | 2005-04-21 | 2013-05-07 | Seven Networks, Inc. | Flexible real-time inbox access |
US7796742B1 (en) | 2005-04-21 | 2010-09-14 | Seven Networks, Inc. | Systems and methods for simplified provisioning |
US7200700B2 (en) * | 2005-05-19 | 2007-04-03 | Inventec Corporation | Shared-IRQ user defined interrupt signal handling method and system |
WO2006136661A1 (en) * | 2005-06-21 | 2006-12-28 | Seven Networks International Oy | Network-initiated data transfer in a mobile network |
WO2006136660A1 (en) | 2005-06-21 | 2006-12-28 | Seven Networks International Oy | Maintaining an ip connection in a mobile network |
US8069166B2 (en) * | 2005-08-01 | 2011-11-29 | Seven Networks, Inc. | Managing user-to-user contact with inferred presence information |
US8037476B1 (en) * | 2005-09-15 | 2011-10-11 | Oracle America, Inc. | Address level log-based synchronization of shared data |
US7895597B2 (en) * | 2005-09-15 | 2011-02-22 | Nokia Corporation | Method, apparatus and computer program product enabling full pre-emptive scheduling of green threads on a virtual machine |
US7590774B2 (en) * | 2005-12-01 | 2009-09-15 | Kabushiki Kaisha Toshiba | Method and system for efficient context swapping |
US7873953B1 (en) | 2006-01-20 | 2011-01-18 | Altera Corporation | High-level language code sequence optimization for implementing programmable chip designs |
US8265349B2 (en) * | 2006-02-07 | 2012-09-11 | Qualcomm Incorporated | Intra-mode region-of-interest video object segmentation |
US7769395B2 (en) | 2006-06-20 | 2010-08-03 | Seven Networks, Inc. | Location-based operations and messaging |
KR100809294B1 (en) | 2006-03-10 | 2008-03-07 | 삼성전자주식회사 | Apparatus and method for executing thread scheduling in virtual machine |
US7538760B2 (en) * | 2006-03-30 | 2009-05-26 | Apple Inc. | Force imaging input device and system |
KR20070109432A (en) * | 2006-05-11 | 2007-11-15 | 삼성전자주식회사 | Apparatus and method for kernel aware debugging |
US7594094B2 (en) * | 2006-05-19 | 2009-09-22 | International Business Machines Corporation | Move data facility with optional specifications |
US20080001717A1 (en) * | 2006-06-20 | 2008-01-03 | Trevor Fiatal | System and method for group management |
US8176491B1 (en) * | 2006-08-04 | 2012-05-08 | Oracle America, Inc. | Fast synchronization of simple synchronized methods |
US8400998B2 (en) * | 2006-08-23 | 2013-03-19 | Motorola Mobility Llc | Downlink control channel signaling in wireless communication systems |
US7885112B2 (en) | 2007-09-07 | 2011-02-08 | Sandisk Corporation | Nonvolatile memory and method for on-chip pseudo-randomization of data within a page and between pages |
US9069547B2 (en) | 2006-09-22 | 2015-06-30 | Intel Corporation | Instruction and logic for processing text strings |
US20080082644A1 (en) * | 2006-09-29 | 2008-04-03 | Microsoft Corporation | Distributed parallel computing |
US7844959B2 (en) * | 2006-09-29 | 2010-11-30 | Microsoft Corporation | Runtime optimization of distributed execution graph |
US8201142B2 (en) * | 2006-09-29 | 2012-06-12 | Microsoft Corporation | Description language for structured graphs |
US8292689B2 (en) * | 2006-10-02 | 2012-10-23 | Mattel, Inc. | Electronic playset |
US20080148241A1 (en) * | 2006-10-11 | 2008-06-19 | Scott Thomas Jones | Method and apparatus for profiling heap objects |
WO2008047180A1 (en) * | 2006-10-20 | 2008-04-24 | Freescale Semiconductor, Inc. | System and method for fetching an information unit |
US8069440B2 (en) * | 2006-10-27 | 2011-11-29 | Oracle America, Inc. | Adaptive code through self steered execution |
US8190861B2 (en) * | 2006-12-04 | 2012-05-29 | Texas Instruments Incorporated | Micro-sequence based security model |
US20080141268A1 (en) * | 2006-12-12 | 2008-06-12 | Tirumalai Partha P | Utility function execution using scout threads |
US8429623B2 (en) * | 2007-01-16 | 2013-04-23 | Oracle America Inc. | Processing engine for enabling a set of code intended for a first platform to be executed on a second platform |
US8468494B2 (en) * | 2007-01-22 | 2013-06-18 | Oracle Taleo Llc | In-line editor |
US7698534B2 (en) * | 2007-02-21 | 2010-04-13 | Arm Limited | Reordering application code to improve processing performance |
US7949848B2 (en) * | 2007-03-08 | 2011-05-24 | Arm Limited | Data processing apparatus, method and computer program product for reducing memory usage of an object oriented program |
US8805425B2 (en) | 2007-06-01 | 2014-08-12 | Seven Networks, Inc. | Integrated messaging |
US8693494B2 (en) | 2007-06-01 | 2014-04-08 | Seven Networks, Inc. | Polling |
US10452820B2 (en) * | 2007-06-26 | 2019-10-22 | International Business Machines Corporation | Thread-based software license management |
US20090031103A1 (en) * | 2007-07-24 | 2009-01-29 | Via Technologies | Mechanism for implementing a microcode patch during fabrication |
US20090031121A1 (en) * | 2007-07-24 | 2009-01-29 | Via Technologies | Apparatus and method for real-time microcode patch |
US20090031090A1 (en) * | 2007-07-24 | 2009-01-29 | Via Technologies | Apparatus and method for fast one-to-many microcode patch |
US20090031108A1 (en) * | 2007-07-24 | 2009-01-29 | Via Technologies | Configurable fuse mechanism for implementing microcode patches |
US20090031109A1 (en) * | 2007-07-24 | 2009-01-29 | Via Technologies | Apparatus and method for fast microcode patch from memory |
US20090031110A1 (en) * | 2007-07-24 | 2009-01-29 | Via Technologies | Microcode patch expansion mechanism |
US20090031107A1 (en) * | 2007-07-24 | 2009-01-29 | Via Technologies | On-chip memory providing for microcode patch overlay and constant update functions |
US7752424B2 (en) * | 2007-08-08 | 2010-07-06 | Arm Limited | Null value checking instruction |
US8453143B2 (en) | 2007-09-19 | 2013-05-28 | Vmware, Inc. | Reducing the latency of virtual interrupt delivery in virtual machines |
EP2203814A4 (en) * | 2007-09-19 | 2012-11-07 | Kpit Cummins Infosystems Ltd | Mechanism to enable plug and play hardware components for semi-automatic software migration |
US8336031B2 (en) * | 2007-09-28 | 2012-12-18 | Texas Instruments Incorporated | Method and system of performing thread scheduling |
US20090112570A1 (en) * | 2007-10-26 | 2009-04-30 | Microsoft Corporation | Declarative model interpretation |
US9798524B1 (en) * | 2007-12-04 | 2017-10-24 | Axway, Inc. | System and method for exposing the dynamic web server-side |
US8364181B2 (en) | 2007-12-10 | 2013-01-29 | Seven Networks, Inc. | Electronic-mail filtering for mobile devices |
US8793305B2 (en) | 2007-12-13 | 2014-07-29 | Seven Networks, Inc. | Content delivery to a mobile device from a content service |
US9002828B2 (en) | 2007-12-13 | 2015-04-07 | Seven Networks, Inc. | Predictive content delivery |
US8281109B2 (en) | 2007-12-27 | 2012-10-02 | Intel Corporation | Compressed instruction format |
US8291388B2 (en) | 2008-01-09 | 2012-10-16 | International Business Machines Corporation | System, method and program for executing a debugger |
US8107921B2 (en) | 2008-01-11 | 2012-01-31 | Seven Networks, Inc. | Mobile virtual network operator |
US20090182657A1 (en) | 2008-01-15 | 2009-07-16 | Omx Technology Ab | Distributed ranking and matching of messages |
DE102008005124A1 (en) * | 2008-01-18 | 2009-07-23 | Kuka Roboter Gmbh | Computer system, control device for a machine, in particular for an industrial robot, and industrial robots |
US8862657B2 (en) | 2008-01-25 | 2014-10-14 | Seven Networks, Inc. | Policy based content service |
US20090193338A1 (en) | 2008-01-28 | 2009-07-30 | Trevor Fiatal | Reducing network and battery consumption during content delivery and playback |
JP2009181558A (en) * | 2008-02-01 | 2009-08-13 | Panasonic Corp | Program conversion device |
US8356289B2 (en) * | 2008-03-26 | 2013-01-15 | Avaya Inc. | Efficient encoding of instrumented data in real-time concurrent systems |
US8205196B2 (en) * | 2008-04-08 | 2012-06-19 | Broadcom Corporation | Systems and methods for using operating system (OS) virtualisation for minimizing power consumption in mobile phones |
FR2930447B1 (en) * | 2008-04-25 | 2010-07-30 | Sod Conseils Rech Applic | THERAPEUTIC USE OF AT LEAST ONE BOTULINUM NEUROTOXIN FOR THE TREATMENT OF PAIN IN THE CASE OF DIABETIC NEUROPATHY |
US8677337B2 (en) * | 2008-05-01 | 2014-03-18 | Oracle America, Inc. | Static profitability control for speculative automatic parallelization |
US8359587B2 (en) * | 2008-05-01 | 2013-01-22 | Oracle America, Inc. | Runtime profitability control for speculative automatic parallelization |
US8739141B2 (en) * | 2008-05-19 | 2014-05-27 | Oracle America, Inc. | Parallelizing non-countable loops with hardware transactional memory |
US8140820B2 (en) * | 2008-05-21 | 2012-03-20 | Arm Limited | Data processing apparatus and method for handling address translation for access requests issued by processing circuitry |
US7870257B2 (en) * | 2008-06-02 | 2011-01-11 | International Business Machines Corporation | Enhancing real-time performance for java application serving |
US8787947B2 (en) | 2008-06-18 | 2014-07-22 | Seven Networks, Inc. | Application discovery on mobile devices |
US8966490B2 (en) * | 2008-06-19 | 2015-02-24 | Freescale Semiconductor, Inc. | System, method and computer program product for scheduling a processing entity task by a scheduler in response to a peripheral task completion indicator |
US20110099552A1 (en) * | 2008-06-19 | 2011-04-28 | Freescale Semiconductor, Inc | System, method and computer program product for scheduling processor entity tasks in a multiple-processing entity system |
WO2009153619A1 (en) * | 2008-06-19 | 2009-12-23 | Freescale Semiconductor, Inc. | A system, method and computer program product for debugging a system |
US8078158B2 (en) | 2008-06-26 | 2011-12-13 | Seven Networks, Inc. | Provisioning applications for a mobile device |
US9135054B1 (en) * | 2008-07-16 | 2015-09-15 | Apple Inc. | Method and apparatus to migrate stacks for thread execution |
JP5355573B2 (en) * | 2008-08-07 | 2013-11-27 | 三菱電機株式会社 | Semiconductor integrated circuit device and equipment control device |
US8407678B2 (en) * | 2008-08-27 | 2013-03-26 | Red Hat, Inc. | Method of array interception using data-flow analysis |
US8276009B2 (en) | 2008-09-05 | 2012-09-25 | Broadcom Corporation | Operating system (OS) virtualisation and processor utilization thresholds for minimizing power consumption in mobile phones |
US8909759B2 (en) | 2008-10-10 | 2014-12-09 | Seven Networks, Inc. | Bandwidth measurement |
US8645923B1 (en) * | 2008-10-31 | 2014-02-04 | Symantec Corporation | Enforcing expected control flow in program execution |
US8612929B2 (en) * | 2008-12-10 | 2013-12-17 | Oracle America, Inc. | Compiler implementation of lock/unlock using hardware transactional memory |
US8806457B2 (en) * | 2008-12-15 | 2014-08-12 | Apple Inc. | Deferred constant pool generation |
US8528001B2 (en) * | 2008-12-15 | 2013-09-03 | Oracle America, Inc. | Controlling and dynamically varying automatic parallelization |
US7685586B1 (en) | 2009-03-19 | 2010-03-23 | International Business Machines Corporation | Global escape analysis using instantiated type analysis |
US7712093B1 (en) | 2009-03-19 | 2010-05-04 | International Business Machines Corporation | Determining intra-procedural object flow using enhanced stackmaps |
US8195923B2 (en) * | 2009-04-07 | 2012-06-05 | Oracle America, Inc. | Methods and mechanisms to support multiple features for a number of opcodes |
US7996595B2 (en) | 2009-04-14 | 2011-08-09 | Lstar Technologies Llc | Interrupt arbitration for multiprocessors |
US8260996B2 (en) * | 2009-04-24 | 2012-09-04 | Empire Technology Development Llc | Interrupt optimization for multiprocessors |
US8321614B2 (en) * | 2009-04-24 | 2012-11-27 | Empire Technology Development Llc | Dynamic scheduling interrupt controller for multiprocessors |
US8549404B2 (en) * | 2009-04-30 | 2013-10-01 | Apple Inc. | Auditioning tools for a media editing application |
DE102009019891B3 (en) * | 2009-05-04 | 2010-11-25 | Texas Instruments Deutschland Gmbh | Microcontroller- or microprocessor unit for multiple current consumption modes, has register or memory, which contains bit fields for defining selected current consumption modes |
US8458676B2 (en) * | 2009-06-30 | 2013-06-04 | International Business Machines Corporation | Executing platform-independent code on multi-core heterogeneous processors |
US8561046B2 (en) * | 2009-09-14 | 2013-10-15 | Oracle America, Inc. | Pipelined parallelization with localized self-helper threading |
US20110087861A1 (en) * | 2009-10-12 | 2011-04-14 | The Regents Of The University Of Michigan | System for High-Efficiency Post-Silicon Verification of a Processor |
US8234431B2 (en) * | 2009-10-13 | 2012-07-31 | Empire Technology Development Llc | Interrupt masking for multi-core processors |
KR101612780B1 (en) * | 2009-11-13 | 2016-04-18 | 삼성전자주식회사 | Computing system and method for controling memory of computing system |
US20110131381A1 (en) * | 2009-11-27 | 2011-06-02 | Advanced Micro Devices, Inc. | Cache scratch-pad and method therefor |
US9009692B2 (en) * | 2009-12-26 | 2015-04-14 | Oracle America, Inc. | Minimizing register spills by using register moves |
US8578355B1 (en) * | 2010-03-19 | 2013-11-05 | Google Inc. | Scenario based optimization |
US9043731B2 (en) | 2010-03-30 | 2015-05-26 | Seven Networks, Inc. | 3D mobile user interface with configurable workspace management |
US8752058B1 (en) | 2010-05-11 | 2014-06-10 | Vmware, Inc. | Implicit co-scheduling of CPUs |
US20120005450A1 (en) * | 2010-07-02 | 2012-01-05 | International Business Machines Corporation | User control of file data and metadata blocks |
EP2599345B1 (en) | 2010-07-26 | 2017-09-06 | Seven Networks, LLC | Distributed implementation of dynamic wireless traffic policy |
WO2012018556A2 (en) | 2010-07-26 | 2012-02-09 | Ari Backholm | Mobile application traffic optimization |
US8838783B2 (en) | 2010-07-26 | 2014-09-16 | Seven Networks, Inc. | Distributed caching for resource and mobile network traffic management |
EP2599003B1 (en) | 2010-07-26 | 2018-07-11 | Seven Networks, LLC | Mobile network traffic coordination across multiple applications |
US20120030652A1 (en) * | 2010-07-30 | 2012-02-02 | Jakub Jelinek | Mechanism for Describing Values of Optimized Away Parameters in a Compiler-Generated Debug Output |
CN103153278B (en) | 2010-08-27 | 2016-01-20 | 诺沃梅尔公司 | Polymer composition and method |
WO2012060997A2 (en) | 2010-11-01 | 2012-05-10 | Michael Luna | Application and network-based long poll request detection and cacheability assessment therefor |
US9060032B2 (en) | 2010-11-01 | 2015-06-16 | Seven Networks, Inc. | Selective data compression by a distributed traffic management system to reduce mobile data traffic and signaling traffic |
US8417823B2 (en) | 2010-11-22 | 2013-04-09 | Seven Network, Inc. | Aligning data transfer to optimize connections established for transmission over a wireless network |
US8204953B2 (en) | 2010-11-01 | 2012-06-19 | Seven Networks, Inc. | Distributed system for cache defeat detection and caching of content addressed by identifiers intended to defeat cache |
US8484314B2 (en) | 2010-11-01 | 2013-07-09 | Seven Networks, Inc. | Distributed caching in a wireless network of content delivered for a mobile application over a long-held request |
WO2012061430A2 (en) | 2010-11-01 | 2012-05-10 | Michael Luna | Distributed management of keep-alive message signaling for mobile network resource conservation and optimization |
US8843153B2 (en) | 2010-11-01 | 2014-09-23 | Seven Networks, Inc. | Mobile traffic categorization and policy for network use optimization while preserving user experience |
WO2012060995A2 (en) | 2010-11-01 | 2012-05-10 | Michael Luna | Distributed caching in a wireless network of content delivered for a mobile application over a long-held request |
CN103620576B (en) | 2010-11-01 | 2016-11-09 | 七网络公司 | It is applicable to the caching of mobile applications behavior and network condition |
US9330196B2 (en) | 2010-11-01 | 2016-05-03 | Seven Networks, Llc | Wireless traffic management system cache optimization using http headers |
TW201220048A (en) * | 2010-11-05 | 2012-05-16 | Realtek Semiconductor Corp | for enhancing access efficiency of cache memory |
GB2500327B (en) | 2010-11-22 | 2019-11-06 | Seven Networks Llc | Optimization of resource polling intervals to satisfy mobile device requests |
EP2661697B1 (en) | 2011-01-07 | 2018-11-21 | Seven Networks, LLC | System and method for reduction of mobile network traffic used for domain name system (dns) queries |
US9323551B2 (en) * | 2011-01-07 | 2016-04-26 | International Business Machines Corporation | Modifying code sequence with replacement parts of which non-beginning parts trigger exception when jumped to |
US8874888B1 (en) | 2011-01-13 | 2014-10-28 | Google Inc. | Managed boot in a cloud system |
US9135037B1 (en) | 2011-01-13 | 2015-09-15 | Google Inc. | Virtual network protocol |
US9405637B2 (en) | 2011-01-18 | 2016-08-02 | Texas Instruments Incorporated | Locking/unlocking CPUs to operate in safety mode or performance mode without rebooting |
US8745329B2 (en) * | 2011-01-20 | 2014-06-03 | Google Inc. | Storing data across a plurality of storage nodes |
WO2012105174A1 (en) * | 2011-01-31 | 2012-08-09 | パナソニック株式会社 | Program generation device, program generation method, processor device, and multiprocessor system |
US8533796B1 (en) | 2011-03-16 | 2013-09-10 | Google Inc. | Providing application programs with access to secured resources |
US9063818B1 (en) | 2011-03-16 | 2015-06-23 | Google Inc. | Automated software updating based on prior activity |
US9237087B1 (en) | 2011-03-16 | 2016-01-12 | Google Inc. | Virtual machine name resolution |
US20140370616A1 (en) * | 2011-03-25 | 2014-12-18 | Nanospeed Diagnostics Inc. | Lateral flow immunoassay for detecting vitamins |
US9053037B2 (en) * | 2011-04-04 | 2015-06-09 | International Business Machines Corporation | Allocating cache for use as a dedicated local storage |
US8316098B2 (en) | 2011-04-19 | 2012-11-20 | Seven Networks Inc. | Social caching for device resource sharing and management |
US8621075B2 (en) | 2011-04-27 | 2013-12-31 | Seven Metworks, Inc. | Detecting and preserving state for satisfying application requests in a distributed proxy and cache system |
GB2504037B (en) | 2011-04-27 | 2014-12-24 | Seven Networks Inc | Mobile device which offloads requests made by a mobile application to a remote entity for conservation of mobile device and network resources |
EP2737741A4 (en) | 2011-07-27 | 2015-01-21 | Seven Networks Inc | Monitoring mobile application activities for malicious traffic on a mobile device |
US20130089721A1 (en) | 2011-08-02 | 2013-04-11 | Tracy Paolilli | Non-iridescent film with polymeric particles in primer layer |
US9075979B1 (en) | 2011-08-11 | 2015-07-07 | Google Inc. | Authentication based on proximity to mobile device |
US8966198B1 (en) | 2011-09-01 | 2015-02-24 | Google Inc. | Providing snapshots of virtual storage devices |
US8918503B2 (en) | 2011-12-06 | 2014-12-23 | Seven Networks, Inc. | Optimization of mobile traffic directed to private networks and operator configurability thereof |
US8958293B1 (en) | 2011-12-06 | 2015-02-17 | Google Inc. | Transparent load-balancing for cloud computing services |
EP2789138B1 (en) | 2011-12-06 | 2016-09-14 | Seven Networks, LLC | A mobile device and method to utilize the failover mechanisms for fault tolerance provided for mobile traffic management and network/device resource conservation |
EP2788889A4 (en) | 2011-12-07 | 2015-08-12 | Seven Networks Inc | Flexible and dynamic integration schemas of a traffic management system with various network operators for network traffic alleviation |
US9277443B2 (en) | 2011-12-07 | 2016-03-01 | Seven Networks, Llc | Radio-awareness of mobile device for sending server-side control signals using a wireless network optimized transport protocol |
US9832095B2 (en) | 2011-12-14 | 2017-11-28 | Seven Networks, Llc | Operation modes for mobile traffic optimization and concurrent management of optimized and non-optimized traffic |
WO2013090821A1 (en) | 2011-12-14 | 2013-06-20 | Seven Networks, Inc. | Hierarchies and categories for management and deployment of policies for distributed wireless traffic optimization |
US20130159511A1 (en) | 2011-12-14 | 2013-06-20 | Seven Networks, Inc. | System and method for generating a report to a network operator by distributing aggregation of data |
WO2013095337A1 (en) * | 2011-12-19 | 2013-06-27 | Intel Corporation | A system and deterministic method for servicing msi interrupts using direct cache access |
US8800009B1 (en) | 2011-12-30 | 2014-08-05 | Google Inc. | Virtual machine service access |
GB2499306B (en) | 2012-01-05 | 2014-10-22 | Seven Networks Inc | Managing user interaction with an application on a mobile device |
US8983860B1 (en) | 2012-01-30 | 2015-03-17 | Google Inc. | Advertising auction system |
WO2013116856A1 (en) | 2012-02-02 | 2013-08-08 | Seven Networks, Inc. | Dynamic categorization of applications for network access in a mobile network |
WO2013116852A1 (en) | 2012-02-03 | 2013-08-08 | Seven Networks, Inc. | User as an end point for profiling and optimizing the delivery of content and data in a wireless network |
CN103294517B (en) | 2012-02-22 | 2018-05-11 | 国际商业机器公司 | Stack overflow protective device, stack protection method, dependent compilation device and computing device |
US9483303B2 (en) * | 2012-02-29 | 2016-11-01 | Red Hat, Inc. | Differential stack-based symmetric co-routines |
US8677449B1 (en) | 2012-03-19 | 2014-03-18 | Google Inc. | Exposing data to virtual machines |
US9973335B2 (en) * | 2012-03-28 | 2018-05-15 | Intel Corporation | Shared buffers for processing elements on a network device |
US8812695B2 (en) | 2012-04-09 | 2014-08-19 | Seven Networks, Inc. | Method and system for management of a virtual network connection without heartbeat messages |
US20130268656A1 (en) | 2012-04-10 | 2013-10-10 | Seven Networks, Inc. | Intelligent customer service/call center services enhanced using real-time and historical mobile application and traffic-related statistics collected by a distributed caching system in a mobile network |
CN103377132B (en) * | 2012-04-16 | 2016-02-10 | 群联电子股份有限公司 | The method in diode-capacitor storage space, Memory Controller and memorizer memory devices |
US9134980B1 (en) * | 2012-05-01 | 2015-09-15 | Amazon Technologies, Inc. | Compiler optimization in a computing environment |
WO2013165475A1 (en) * | 2012-05-02 | 2013-11-07 | Bedoukian Research, Inc. | Killing of bed bugs |
US9135170B2 (en) | 2012-05-15 | 2015-09-15 | Futurewei Technologies, Inc. | Memory mapping and translation for arbitrary number of memory units |
JP6050721B2 (en) * | 2012-05-25 | 2016-12-21 | 株式会社半導体エネルギー研究所 | Semiconductor device |
CN104350465B (en) * | 2012-06-11 | 2018-02-16 | 英派尔科技开发有限公司 | The dynamic optimization of Adjustable calculation machine program |
WO2014011216A1 (en) | 2012-07-13 | 2014-01-16 | Seven Networks, Inc. | Dynamic bandwidth adjustment for browsing or streaming activity in a wireless network based on prediction of user behavior when interacting with mobile applications |
CN102929981B (en) * | 2012-10-17 | 2016-09-21 | Tcl通力电子(惠州)有限公司 | Multimedia scanning file indexing means and device |
US9161258B2 (en) | 2012-10-24 | 2015-10-13 | Seven Networks, Llc | Optimized and selective management of policy deployment to mobile clients in a congested network to prevent further aggravation of network congestion |
KR20140054948A (en) * | 2012-10-30 | 2014-05-09 | 한국전자통신연구원 | Tool composition for supporting opencl application software development for embedded system and method thereof |
US9311243B2 (en) | 2012-11-30 | 2016-04-12 | Intel Corporation | Emulated message signaled interrupts in multiprocessor systems |
US10235208B2 (en) * | 2012-12-11 | 2019-03-19 | Nvidia Corporation | Technique for saving and restoring thread group operating state |
US9307493B2 (en) | 2012-12-20 | 2016-04-05 | Seven Networks, Llc | Systems and methods for application management of mobile device radio state promotion and demotion |
US8930920B2 (en) * | 2012-12-31 | 2015-01-06 | Oracle International Corporation | Self-optimizing interpreter and snapshot compilation |
US20140201416A1 (en) * | 2013-01-17 | 2014-07-17 | Xockets IP, LLC | Offload processor modules for connection to system memory, and corresponding methods and systems |
US9241314B2 (en) | 2013-01-23 | 2016-01-19 | Seven Networks, Llc | Mobile device with application or context aware fast dormancy |
US8874761B2 (en) | 2013-01-25 | 2014-10-28 | Seven Networks, Inc. | Signaling optimization in a wireless network for traffic utilizing proprietary and non-proprietary protocols |
US8750123B1 (en) | 2013-03-11 | 2014-06-10 | Seven Networks, Inc. | Mobile device equipped with mobile network congestion recognition to make intelligent decisions regarding connecting to an operator network |
US9424165B2 (en) * | 2013-03-14 | 2016-08-23 | Applied Micro Circuits Corporation | Debugging processor hang situations using an external pin |
CN104079613B (en) * | 2013-03-29 | 2018-04-13 | 国际商业机器公司 | Method and system for sharing application program object between multi-tenant |
US9065765B2 (en) | 2013-07-22 | 2015-06-23 | Seven Networks, Inc. | Proxy server associated with a mobile carrier for enhancing mobile traffic management in a mobile network |
CN103632099B (en) * | 2013-09-29 | 2016-08-17 | 广州华多网络科技有限公司 | The Native api function acquisition methods do not derived and device |
GB2519103B (en) * | 2013-10-09 | 2020-05-06 | Advanced Risc Mach Ltd | Decoding a complex program instruction corresponding to multiple micro-operations |
US9539005B2 (en) | 2013-11-08 | 2017-01-10 | C.R. Bard, Inc. | Surgical fastener deployment system |
CN104679585B (en) * | 2013-11-28 | 2017-10-24 | 中国航空工业集团公司第六三一研究所 | Floating-point context switching method |
CN104699627B (en) * | 2013-12-06 | 2019-05-07 | 上海芯豪微电子有限公司 | A kind of caching system and method |
KR102219288B1 (en) | 2013-12-09 | 2021-02-23 | 삼성전자 주식회사 | Memory device supporting both cache and memory mode and operating method of the same |
US9542211B2 (en) * | 2014-03-26 | 2017-01-10 | Intel Corporation | Co-designed dynamic language accelerator for a processor |
US9348643B2 (en) | 2014-06-30 | 2016-05-24 | International Business Machines Corporation | Prefetching of discontiguous storage locations as part of transactional execution |
US9336047B2 (en) | 2014-06-30 | 2016-05-10 | International Business Machines Corporation | Prefetching of discontiguous storage locations in anticipation of transactional execution |
US9448939B2 (en) | 2014-06-30 | 2016-09-20 | International Business Machines Corporation | Collecting memory operand access characteristics during transactional execution |
US9710271B2 (en) | 2014-06-30 | 2017-07-18 | International Business Machines Corporation | Collecting transactional execution characteristics during transactional execution |
US9600286B2 (en) | 2014-06-30 | 2017-03-21 | International Business Machines Corporation | Latent modification instruction for transactional execution |
US9811464B2 (en) * | 2014-12-11 | 2017-11-07 | Intel Corporation | Apparatus and method for considering spatial locality in loading data elements for execution |
US20160357965A1 (en) * | 2015-06-04 | 2016-12-08 | Ut Battelle, Llc | Automatic clustering of malware variants based on structured control flow |
CN104965409B (en) * | 2015-06-19 | 2017-06-09 | 北京甘为科技发展有限公司 | A kind of industrial circulating water system energy consumption self-learning optimization control method |
US9847244B2 (en) * | 2015-07-15 | 2017-12-19 | Chip Solutions, LLC | Semiconductor device and method |
US10417056B2 (en) | 2015-08-04 | 2019-09-17 | Oracle International Corporation | Systems and methods for performing concurrency restriction and throttling over contended locks |
US10158647B2 (en) * | 2015-08-25 | 2018-12-18 | Oracle International Corporation | Permissive access control for modular reflection |
US10503502B2 (en) * | 2015-09-25 | 2019-12-10 | Intel Corporation | Data element rearrangement, processors, methods, systems, and instructions |
GB2543304B (en) * | 2015-10-14 | 2020-10-28 | Advanced Risc Mach Ltd | Move prefix instruction |
US10620957B2 (en) * | 2015-10-22 | 2020-04-14 | Texas Instruments Incorporated | Method for forming constant extensions in the same execute packet in a VLIW processor |
JP2017130527A (en) * | 2016-01-19 | 2017-07-27 | 力祥半導體股▲フン▼有限公司UBIQ Semiconductor Corp. | Semiconductor device |
US10191753B2 (en) | 2016-03-30 | 2019-01-29 | Oracle International Corporation | Generating verification metadata and verifying a runtime type based on verification metadata |
US10394528B2 (en) | 2016-03-30 | 2019-08-27 | Oracle International Corporation | Returning a runtime type loaded from an archive in a module system |
US20170300521A1 (en) * | 2016-04-18 | 2017-10-19 | Sap Se | Concurrent accessing and processing of data during upgrade |
US10360008B2 (en) | 2016-09-16 | 2019-07-23 | Oracle International Corporation | Metadata application constraints within a module system based on modular encapsulation |
US10387142B2 (en) | 2016-09-16 | 2019-08-20 | Oracle International Corporation | Using annotation processors defined by modules with annotation processors defined by non-module code |
US10262208B2 (en) * | 2016-09-23 | 2019-04-16 | Microsoft Technology Licensing, Llc | Automatic selection of cinemagraphs |
US10327200B2 (en) | 2016-09-28 | 2019-06-18 | Intel Corporation | Communication network management system and method |
US10565024B2 (en) | 2016-10-19 | 2020-02-18 | Oracle International Corporation | Generic concurrency restriction |
KR20180071463A (en) * | 2016-12-19 | 2018-06-28 | 삼성전자주식회사 | Semiconductor memory device |
US10114795B2 (en) * | 2016-12-30 | 2018-10-30 | Western Digital Technologies, Inc. | Processor in non-volatile storage memory |
US10891326B2 (en) | 2017-01-05 | 2021-01-12 | International Business Machines Corporation | Representation of a data analysis using a flow graph |
US10318250B1 (en) * | 2017-03-17 | 2019-06-11 | Symantec Corporation | Systems and methods for locating functions for later interception |
US10848410B2 (en) | 2017-03-29 | 2020-11-24 | Oracle International Corporation | Ranking service implementations for a service interface |
US10572265B2 (en) | 2017-04-18 | 2020-02-25 | International Business Machines Corporation | Selecting register restoration or register reloading |
US10545766B2 (en) | 2017-04-18 | 2020-01-28 | International Business Machines Corporation | Register restoration using transactional memory register snapshots |
US10649785B2 (en) | 2017-04-18 | 2020-05-12 | International Business Machines Corporation | Tracking changes to memory via check and recovery |
US10963261B2 (en) | 2017-04-18 | 2021-03-30 | International Business Machines Corporation | Sharing snapshots across save requests |
US10740108B2 (en) | 2017-04-18 | 2020-08-11 | International Business Machines Corporation | Management of store queue based on restoration operation |
US10782979B2 (en) | 2017-04-18 | 2020-09-22 | International Business Machines Corporation | Restoring saved architected registers and suppressing verification of registers to be restored |
US10552164B2 (en) | 2017-04-18 | 2020-02-04 | International Business Machines Corporation | Sharing snapshots between restoration and recovery |
US10540184B2 (en) | 2017-04-18 | 2020-01-21 | International Business Machines Corporation | Coalescing store instructions for restoration |
US10838733B2 (en) | 2017-04-18 | 2020-11-17 | International Business Machines Corporation | Register context restoration based on rename register recovery |
US10564977B2 (en) | 2017-04-18 | 2020-02-18 | International Business Machines Corporation | Selective register allocation |
US10489382B2 (en) * | 2017-04-18 | 2019-11-26 | International Business Machines Corporation | Register restoration invalidation based on a context switch |
US11010192B2 (en) | 2017-04-18 | 2021-05-18 | International Business Machines Corporation | Register restoration using recovery buffers |
US10388039B2 (en) | 2017-05-31 | 2019-08-20 | International Business Machines Corporation | Accelerating data-driven scientific discovery |
WO2019040892A1 (en) * | 2017-08-24 | 2019-02-28 | Lutron Electronics Co., Inc. | Stack safety for independently defined operations |
US10497774B2 (en) * | 2017-10-23 | 2019-12-03 | Blackberry Limited | Small-gap coplanar tunable capacitors and methods for manufacturing thereof |
JP6870106B2 (en) * | 2017-11-06 | 2021-05-12 | 本田技研工業株式会社 | Molding method of resin molded product unit and resin molded product unit |
US10496437B2 (en) | 2017-11-14 | 2019-12-03 | International Business Machines Corporation | Context switch by changing memory pointers |
US10642757B2 (en) | 2017-11-14 | 2020-05-05 | International Business Machines Corporation | Single call to perform pin and unpin operations |
US10901738B2 (en) | 2017-11-14 | 2021-01-26 | International Business Machines Corporation | Bulk store and load operations of configuration state registers |
US10552070B2 (en) * | 2017-11-14 | 2020-02-04 | International Business Machines Corporation | Separation of memory-based configuration state registers based on groups |
US10698686B2 (en) * | 2017-11-14 | 2020-06-30 | International Business Machines Corporation | Configurable architectural placement control |
US10761751B2 (en) | 2017-11-14 | 2020-09-01 | International Business Machines Corporation | Configuration state registers grouped based on functional affinity |
US10761983B2 (en) * | 2017-11-14 | 2020-09-01 | International Business Machines Corporation | Memory based configuration state registers |
US10664181B2 (en) | 2017-11-14 | 2020-05-26 | International Business Machines Corporation | Protecting in-memory configuration state registers |
US10592164B2 (en) | 2017-11-14 | 2020-03-17 | International Business Machines Corporation | Portions of configuration state registers in-memory |
US10635602B2 (en) * | 2017-11-14 | 2020-04-28 | International Business Machines Corporation | Address translation prior to receiving a storage reference using the address to be translated |
US10558366B2 (en) | 2017-11-14 | 2020-02-11 | International Business Machines Corporation | Automatic pinning of units of memory |
US11416251B2 (en) * | 2017-11-16 | 2022-08-16 | Arm Limited | Apparatus for storing, reading and modifying constant values |
US20190163492A1 (en) * | 2017-11-28 | 2019-05-30 | International Business Machines Corporation | Employing a stack accelerator for stack-type accesses |
US10613842B2 (en) * | 2018-04-30 | 2020-04-07 | International Business Machines Corporation | Simplifying a control flow graph based on profiling data |
WO2019229538A2 (en) * | 2018-05-30 | 2019-12-05 | 赛灵思公司 | Data conversion structure, method and on-chip implementation thereof |
US11106463B2 (en) | 2019-05-24 | 2021-08-31 | Texas Instruments Incorporated | System and method for addressing data in memory |
US11080227B2 (en) * | 2019-08-08 | 2021-08-03 | SambaNova Systems, Inc. | Compiler flow logic for reconfigurable architectures |
JP2021166010A (en) * | 2020-04-08 | 2021-10-14 | 富士通株式会社 | Operation processing device |
BR112022024535A2 (en) * | 2020-05-30 | 2023-01-31 | Huawei Tech Co Ltd | PROCESSOR, PROCESSING METHOD, AND RELATED DEVICE |
CN115421864B (en) * | 2022-09-14 | 2023-04-28 | 北京计算机技术及应用研究所 | Universal PowerPC architecture processor instruction set virtualization simulation method |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5426783A (en) * | 1992-11-02 | 1995-06-20 | Amdahl Corporation | System for processing eight bytes or less by the move, pack and unpack instruction of the ESA/390 instruction set |
US6066181A (en) * | 1997-12-08 | 2000-05-23 | Analysis & Technology, Inc. | Java native interface code generator |
US6115719A (en) * | 1998-11-20 | 2000-09-05 | Revsoft Corporation | Java compatible object oriented component data structure |
US6192368B1 (en) * | 1998-02-11 | 2001-02-20 | International Business Machines Corporation | Apparatus and method for automatically propagating a change made to at least one of a plurality of objects to at least one data structure containing data relating to the plurality of objects |
US6219678B1 (en) * | 1998-06-25 | 2001-04-17 | Sun Microsystems, Inc. | System and method for maintaining an association for an object |
US6321323B1 (en) * | 1997-06-27 | 2001-11-20 | Sun Microsystems, Inc. | System and method for executing platform-independent code on a co-processor |
US6366876B1 (en) * | 1997-09-29 | 2002-04-02 | Sun Microsystems, Inc. | Method and apparatus for assessing compatibility between platforms and applications |
US6374286B1 (en) * | 1998-04-06 | 2002-04-16 | Rockwell Collins, Inc. | Real time processor capable of concurrently running multiple independent JAVA machines |
US20020099902A1 (en) * | 2000-05-12 | 2002-07-25 | Guillaume Comeau | Methods and systems for applications to interact with hardware |
US20020099863A1 (en) * | 2000-06-02 | 2002-07-25 | Guillaume Comeau | Software support layer for processors executing interpreted language applications |
US20020108025A1 (en) * | 1998-10-21 | 2002-08-08 | Nicholas Shaylor | Memory management unit for java environment computers |
US20020161957A1 (en) * | 2001-02-09 | 2002-10-31 | Guillaume Comeau | Methods and systems for handling interrupts |
US20030079213A1 (en) * | 2000-11-29 | 2003-04-24 | Gilbert Cabillic | Data processing apparatus, system and method |
US6594708B1 (en) * | 1998-03-26 | 2003-07-15 | Sun Microsystems, Inc. | Apparatus and method for object-oriented memory system |
US6961941B1 (en) * | 2001-06-08 | 2005-11-01 | Vmware, Inc. | Computer configuration for resource management in systems including a virtual machine |
US7159223B1 (en) * | 2000-05-12 | 2007-01-02 | Zw Company, Llc | Methods and systems for applications to interact with hardware |
US7328436B2 (en) * | 2003-09-15 | 2008-02-05 | Motorola, Inc. | Dynamic allocation of internal memory at runtime |
Family Cites Families (263)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4080650A (en) | 1976-07-28 | 1978-03-21 | Bell Telephone Laboratories, Incorporated | Facilitating return from an on-line debugging program to a target program breakpoint |
US4258419A (en) * | 1978-12-29 | 1981-03-24 | Bell Telephone Laboratories, Incorporated | Data processing apparatus providing variable operand width operation |
US4484271A (en) | 1979-01-31 | 1984-11-20 | Honeywell Information Systems Inc. | Microprogrammed system having hardware interrupt apparatus |
US4312034A (en) | 1979-05-21 | 1982-01-19 | Motorola, Inc. | ALU and Condition code control unit for data processor |
US4268419A (en) * | 1979-11-16 | 1981-05-19 | Uop Inc. | Support matrices for immobilized enzymes |
US4398243A (en) * | 1980-04-25 | 1983-08-09 | Data General Corporation | Data processing system having a unique instruction processor system |
US4598365A (en) * | 1983-04-01 | 1986-07-01 | Honeywell Information Systems Inc. | Pipelined decimal character execution unit |
US4729094A (en) * | 1983-04-18 | 1988-03-01 | Motorola, Inc. | Method and apparatus for coordinating execution of an instruction by a coprocessor |
US5021991A (en) * | 1983-04-18 | 1991-06-04 | Motorola, Inc. | Coprocessor instruction format |
JPH0827716B2 (en) * | 1985-10-25 | 1996-03-21 | 株式会社日立製作所 | Data processing device and data processing method |
US5155807A (en) * | 1986-02-24 | 1992-10-13 | International Business Machines Corporation | Multi-processor communications channel utilizing random access/sequential access memories |
JPS62221732A (en) * | 1986-03-24 | 1987-09-29 | Nec Corp | Register saving and recovery system |
US4821183A (en) * | 1986-12-04 | 1989-04-11 | International Business Machines Corporation | A microsequencer circuit with plural microprogrom instruction counters |
US5142628A (en) * | 1986-12-26 | 1992-08-25 | Hitachi, Ltd. | Microcomputer system for communication |
US5119484A (en) * | 1987-02-24 | 1992-06-02 | Digital Equipment Corporation | Selections between alternate control word and current instruction generated control word for alu in respond to alu output and current instruction |
US5099417A (en) * | 1987-03-13 | 1992-03-24 | Texas Instruments Incorporated | Data processing device with improved direct memory access |
US5142677A (en) * | 1989-05-04 | 1992-08-25 | Texas Instruments Incorporated | Context switching devices, systems and methods |
US5822578A (en) | 1987-12-22 | 1998-10-13 | Sun Microsystems, Inc. | System for inserting instructions into processor instruction stream in order to perform interrupt processing |
JPH0652521B2 (en) * | 1988-11-30 | 1994-07-06 | 株式会社日立製作所 | Information processing system |
US5313614A (en) * | 1988-12-06 | 1994-05-17 | At&T Bell Laboratories | Method and apparatus for direct conversion of programs in object code form between different hardware architecture computer systems |
JP3063006B2 (en) | 1989-02-08 | 2000-07-12 | インテル・コーポレーション | Microprogrammed computer device and method for addressing microcode sequence memory |
US5167028A (en) * | 1989-11-13 | 1992-11-24 | Lucid Corporation | System for controlling task operation of slave processor by switching access to shared memory banks by master processor |
US5390329A (en) * | 1990-06-11 | 1995-02-14 | Cray Research, Inc. | Responding to service requests using minimal system-side context in a multiprocessor environment |
US5522072A (en) * | 1990-09-04 | 1996-05-28 | At&T Corp. | Arrangement for efficiently transferring program execution between subprograms |
US5390304A (en) * | 1990-09-28 | 1995-02-14 | Texas Instruments, Incorporated | Method and apparatus for processing block instructions in a data processor |
US5826101A (en) * | 1990-09-28 | 1998-10-20 | Texas Instruments Incorporated | Data processing device having split-mode DMA channel |
US5537574A (en) * | 1990-12-14 | 1996-07-16 | International Business Machines Corporation | Sysplex shared data coherency method |
US5276835A (en) * | 1990-12-14 | 1994-01-04 | International Business Machines Corporation | Non-blocking serialization for caching data in a shared cache |
US5613128A (en) * | 1990-12-21 | 1997-03-18 | Intel Corporation | Programmable multi-processor interrupt controller system with a processor integrated local interrupt controller |
US5410710A (en) * | 1990-12-21 | 1995-04-25 | Intel Corporation | Multiprocessor programmable interrupt controller system adapted to functional redundancy checking processor systems |
US5507030A (en) * | 1991-03-07 | 1996-04-09 | Digitial Equipment Corporation | Successive translation, execution and interpretation of computer program having code at unknown locations due to execution transfer instructions having computed destination addresses |
JPH06507990A (en) * | 1991-05-24 | 1994-09-08 | ブリティッシュ・テクノロジー・グループ・ユーエスエイ・インコーポレーテッド | Optimizing compiler for computers |
CA2067576C (en) * | 1991-07-10 | 1998-04-14 | Jimmie D. Edrington | Dynamic load balancing for a multiprocessor pipeline |
US5355483A (en) * | 1991-07-18 | 1994-10-11 | Next Computers | Asynchronous garbage collection |
US5274815A (en) * | 1991-11-01 | 1993-12-28 | Motorola, Inc. | Dynamic instruction modifying controller and operation method |
US5187644A (en) * | 1991-11-14 | 1993-02-16 | Compaq Computer Corporation | Compact portable computer having an expandable full size keyboard with extendable supports |
EP0551531A1 (en) * | 1991-12-20 | 1993-07-21 | International Business Machines Corporation | Apparatus for executing ADD/SUB operations between IEEE standard floating-point numbers |
US5309567A (en) * | 1992-01-24 | 1994-05-03 | C-Cube Microsystems | Structure and method for an asynchronous communication protocol between master and slave processors |
US5257215A (en) * | 1992-03-31 | 1993-10-26 | Intel Corporation | Floating point and integer number conversions in a floating point adder |
JP2786574B2 (en) * | 1992-05-06 | 1998-08-13 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Method and apparatus for improving the performance of out-of-order load operations in a computer system |
US5272660A (en) * | 1992-06-01 | 1993-12-21 | Motorola, Inc. | Method and apparatus for performing integer and floating point division using a single SRT divider in a data processor |
ATE173877T1 (en) * | 1992-06-29 | 1998-12-15 | Elonex Technologies Inc | MODULAR PORTABLE CALCULATOR |
US5384722A (en) * | 1993-03-10 | 1995-01-24 | Intel Corporation | Apparatus and method for determining the Manhattan distance between two points |
US5825921A (en) * | 1993-03-19 | 1998-10-20 | Intel Corporation | Memory transfer apparatus and method useful within a pattern recognition system |
US5459798A (en) * | 1993-03-19 | 1995-10-17 | Intel Corporation | System and method of pattern recognition employing a multiprocessing pipelined apparatus with private pattern memory |
US5829007A (en) * | 1993-06-24 | 1998-10-27 | Discovision Associates | Technique for implementing a swing buffer in a memory array |
EP0651320B1 (en) * | 1993-10-29 | 2001-05-23 | Advanced Micro Devices, Inc. | Superscalar instruction decoder |
US5781750A (en) | 1994-01-11 | 1998-07-14 | Exponential Technology, Inc. | Dual-instruction-set architecture CPU with hidden software emulation mode |
US5490272A (en) * | 1994-01-28 | 1996-02-06 | International Business Machines Corporation | Method and apparatus for creating multithreaded time slices in a multitasking operating system |
JPH07281890A (en) * | 1994-04-06 | 1995-10-27 | Mitsubishi Electric Corp | Instruction set and its executing method by microcomputer |
GB2289353B (en) | 1994-05-03 | 1997-08-27 | Advanced Risc Mach Ltd | Data processing with multiple instruction sets |
JP3619939B2 (en) * | 1994-09-26 | 2005-02-16 | 株式会社ルネサステクノロジ | Central processing unit |
US5634046A (en) * | 1994-09-30 | 1997-05-27 | Microsoft Corporation | General purpose use of a stack pointer register |
US5634076A (en) * | 1994-10-04 | 1997-05-27 | Analog Devices, Inc. | DMA controller responsive to transition of a request signal between first state and second state and maintaining of second state for controlling data transfer |
JP3494489B2 (en) * | 1994-11-30 | 2004-02-09 | 株式会社ルネサステクノロジ | Instruction processing unit |
CN1094610C (en) * | 1994-12-02 | 2002-11-20 | 英特尔公司 | Microprocessor with packing operation of composite operands |
US5560013A (en) * | 1994-12-06 | 1996-09-24 | International Business Machines Corporation | Method of using a target processor to execute programs of a source architecture that uses multiple address spaces |
US5613162A (en) * | 1995-01-04 | 1997-03-18 | Ast Research, Inc. | Method and apparatus for performing efficient direct memory access data transfers |
US5638525A (en) | 1995-02-10 | 1997-06-10 | Intel Corporation | Processor capable of executing programs that contain RISC and CISC instructions |
US5708815A (en) * | 1995-05-05 | 1998-01-13 | Intel Corporation | DMA emulation via interrupt muxing |
JP3218932B2 (en) * | 1995-07-06 | 2001-10-15 | 株式会社日立製作所 | Data prefetch code generation method |
US5953241A (en) * | 1995-08-16 | 1999-09-14 | Microunity Engeering Systems, Inc. | Multiplier array processing system with enhanced utilization at lower precision for group multiply and sum instruction |
US6643765B1 (en) * | 1995-08-16 | 2003-11-04 | Microunity Systems Engineering, Inc. | Programmable processor with group floating point operations |
US5933847A (en) * | 1995-09-28 | 1999-08-03 | Canon Kabushiki Kaisha | Selecting erase method based on type of power supply for flash EEPROM |
US5774737A (en) * | 1995-10-13 | 1998-06-30 | Matsushita Electric Industrial Co., Ltd. | Variable word length very long instruction word instruction processor with word length register or instruction number register |
US6035123A (en) * | 1995-11-08 | 2000-03-07 | Digital Equipment Corporation | Determining hardware complexity of software operations |
US5727227A (en) * | 1995-11-20 | 1998-03-10 | Advanced Micro Devices | Interrupt coprocessor configured to process interrupts in a computer system |
US5850558A (en) * | 1995-12-19 | 1998-12-15 | Advanced Micro Devices | System and method for referencing interrupt request information in a programmable interrupt controller |
US5892956A (en) * | 1995-12-19 | 1999-04-06 | Advanced Micro Devices, Inc. | Serial bus for transmitting interrupt information in a multiprocessing system |
US5850555A (en) * | 1995-12-19 | 1998-12-15 | Advanced Micro Devices, Inc. | System and method for validating interrupts before presentation to a CPU |
US5894578A (en) * | 1995-12-19 | 1999-04-13 | Advanced Micro Devices, Inc. | System and method for using random access memory in a programmable interrupt controller |
US5727217A (en) * | 1995-12-20 | 1998-03-10 | Intel Corporation | Circuit and method for emulating the functionality of an advanced programmable interrupt controller |
US6038643A (en) * | 1996-01-24 | 2000-03-14 | Sun Microsystems, Inc. | Stack management unit and method for a processor having a stack |
WO1997027536A1 (en) * | 1996-01-24 | 1997-07-31 | Sun Microsystems, Inc. | Instruction folding for a stack-based machine |
KR100466722B1 (en) * | 1996-01-24 | 2005-04-14 | 선 마이크로시스템즈 인코퍼레이티드 | An array bounds checking method and apparatus, and computer system including this |
US5842017A (en) * | 1996-01-29 | 1998-11-24 | Digital Equipment Corporation | Method and apparatus for forming a translation unit |
JPH09212371A (en) * | 1996-02-07 | 1997-08-15 | Nec Corp | Register saving and restoring system |
US5761515A (en) * | 1996-03-14 | 1998-06-02 | International Business Machines Corporation | Branch on cache hit/miss for compiler-assisted miss delay tolerance |
US5983313A (en) * | 1996-04-10 | 1999-11-09 | Ramtron International Corporation | EDRAM having a dynamically-sized cache memory and associated method |
US5923877A (en) * | 1996-05-01 | 1999-07-13 | Electronic Data Systems Corporation | Object-oriented programming memory management framework and method |
US5889999A (en) | 1996-05-15 | 1999-03-30 | Motorola, Inc. | Method and apparatus for sequencing computer instruction execution in a data processing system |
US5778236A (en) * | 1996-05-17 | 1998-07-07 | Advanced Micro Devices, Inc. | Multiprocessing interrupt controller on I/O bus |
US5754884A (en) * | 1996-05-20 | 1998-05-19 | Advanced Micro Devices | Method for improving the real-time functionality of a personal computer which employs an interrupt servicing DMA controller |
US6711667B1 (en) * | 1996-06-28 | 2004-03-23 | Legerity, Inc. | Microprocessor configured to translate instructions from one instruction set to another, and to store the translated instructions |
WO1998006030A1 (en) * | 1996-08-07 | 1998-02-12 | Sun Microsystems | Multifunctional execution unit |
US6061711A (en) * | 1996-08-19 | 2000-05-09 | Samsung Electronics, Inc. | Efficient context saving and restoring in a multi-tasking computing system environment |
US5909578A (en) * | 1996-09-30 | 1999-06-01 | Hewlett-Packard Company | Use of dynamic translation to burst profile computer applications |
US6438573B1 (en) * | 1996-10-09 | 2002-08-20 | Iowa State University Research Foundation, Inc. | Real-time programming method |
US5937193A (en) * | 1996-11-27 | 1999-08-10 | Vlsi Technology, Inc. | Circuit arrangement for translating platform-independent instructions for execution on a hardware platform and method thereof |
US6052699A (en) * | 1996-12-11 | 2000-04-18 | Lucent Technologies Inc. | Garbage collection without fine-grain synchronization |
US5796972A (en) * | 1997-01-14 | 1998-08-18 | Unisys Corporation | Method and apparatus for performing microcode paging during instruction execution in an instruction processor |
US6003038A (en) * | 1997-03-31 | 1999-12-14 | Sun Microsystems, Inc. | Object-oriented processor architecture and operating method |
US6167488A (en) * | 1997-03-31 | 2000-12-26 | Sun Microsystems, Inc. | Stack caching circuit with overflow/underflow unit |
US5898850A (en) * | 1997-03-31 | 1999-04-27 | International Business Machines Corporation | Method and system for executing a non-native mode-sensitive instruction within a computer system |
US5875336A (en) | 1997-03-31 | 1999-02-23 | International Business Machines Corporation | Method and system for translating a non-native bytecode to a set of codes native to a processor within a computer system |
US6049810A (en) * | 1997-04-23 | 2000-04-11 | Sun Microsystems, Inc. | Method and apparatus for implementing a write barrier of a garbage collected heap |
US6199075B1 (en) * | 1997-05-30 | 2001-03-06 | Sun Microsystems, Inc. | Method and apparatus for generational garbage collection of a heap memory shared by multiple processors |
US5983337A (en) | 1997-06-12 | 1999-11-09 | Advanced Micro Devices, Inc. | Apparatus and method for patching an instruction by providing a substitute instruction or instructions from an external memory responsive to detecting an opcode of the instruction |
US6006321A (en) * | 1997-06-13 | 1999-12-21 | Malleable Technologies, Inc. | Programmable logic datapath that may be used in a field programmable device |
US5892966A (en) | 1997-06-27 | 1999-04-06 | Sun Microsystems, Inc. | Processor complex for executing multimedia functions |
US6240440B1 (en) | 1997-06-30 | 2001-05-29 | Sun Microsystems Incorporated | Method and apparatus for implementing virtual threads |
US6513156B2 (en) * | 1997-06-30 | 2003-01-28 | Sun Microsystems, Inc. | Interpreting functions utilizing a hybrid of virtual and native machine instructions |
US6078744A (en) * | 1997-08-01 | 2000-06-20 | Sun Microsystems | Method and apparatus for improving compiler performance during subsequent compilations of a source program |
US6233733B1 (en) | 1997-09-30 | 2001-05-15 | Sun Microsystems, Inc. | Method for generating a Java bytecode data flow graph |
US6006301A (en) * | 1997-09-30 | 1999-12-21 | Intel Corporation | Multi-delivery scheme interrupt router |
KR100623403B1 (en) * | 1997-10-02 | 2006-09-13 | 코닌클리케 필립스 일렉트로닉스 엔.브이. | Data processing device for processing virtual machine instructions |
US6085208A (en) * | 1997-10-23 | 2000-07-04 | Advanced Micro Devices, Inc. | Leading one prediction unit for normalizing close path subtraction results within a floating point arithmetic unit |
US6341342B1 (en) * | 1997-11-04 | 2002-01-22 | Compaq Information Technologies Group, L.P. | Method and apparatus for zeroing a transfer buffer memory as a background task |
US6061770A (en) * | 1997-11-04 | 2000-05-09 | Adaptec, Inc. | System and method for real-time data backup using snapshot copying with selective compaction of backup data |
US6862650B1 (en) * | 1997-11-14 | 2005-03-01 | International Business Machines Corporation | Data processing system and method for managing memory of an interpretive system |
US6021484A (en) | 1997-11-14 | 2000-02-01 | Samsung Electronics Co., Ltd. | Dual instruction set architecture |
US6009261A (en) * | 1997-12-16 | 1999-12-28 | International Business Machines Corporation | Preprocessing of stored target routines for emulating incompatible instructions on a target processor |
US6081665A (en) * | 1997-12-19 | 2000-06-27 | Newmonics Inc. | Method for efficient soft real-time execution of portable byte code computer programs |
US5999732A (en) * | 1998-03-23 | 1999-12-07 | Sun Microsystems, Inc. | Techniques for reducing the cost of dynamic class initialization checks in compiled code |
US6052739A (en) * | 1998-03-26 | 2000-04-18 | Sun Microsystems, Inc. | Method and apparatus for object-oriented interrupt system |
US6915307B1 (en) * | 1998-04-15 | 2005-07-05 | Inktomi Corporation | High performance object cache |
US6115777A (en) * | 1998-04-21 | 2000-09-05 | Idea Corporation | LOADRS instruction and asynchronous context switch |
US6275903B1 (en) * | 1998-04-22 | 2001-08-14 | Sun Microsystems, Inc. | Stack cache miss handling |
US6192442B1 (en) * | 1998-04-29 | 2001-02-20 | Intel Corporation | Interrupt controller |
US6075942A (en) * | 1998-05-04 | 2000-06-13 | Sun Microsystems, Inc. | Encoding machine-specific optimization in generic byte code by using local variables as pseudo-registers |
US6148316A (en) * | 1998-05-05 | 2000-11-14 | Mentor Graphics Corporation | Floating point unit equipped also to perform integer addition as well as floating point to integer conversion |
US6397242B1 (en) * | 1998-05-15 | 2002-05-28 | Vmware, Inc. | Virtualization system including a virtual machine monitor for a computer with a segmented architecture |
US6480952B2 (en) | 1998-05-26 | 2002-11-12 | Advanced Micro Devices, Inc. | Emulation coprocessor |
US6745384B1 (en) * | 1998-05-29 | 2004-06-01 | Microsoft Corporation | Anticipatory optimization with composite folding |
US6205540B1 (en) | 1998-06-19 | 2001-03-20 | Franklin Electronic Publishers Incorporated | Processor with enhanced instruction set |
US6202147B1 (en) * | 1998-06-29 | 2001-03-13 | Sun Microsystems, Inc. | Platform-independent device drivers |
EP0969377B1 (en) * | 1998-06-30 | 2009-01-07 | International Business Machines Corporation | Method of replication-based garbage collection in a multiprocessor system |
US6854113B1 (en) * | 1998-08-28 | 2005-02-08 | Borland Software Corporation | Mixed-mode execution for object-oriented programming languages |
US6008621A (en) * | 1998-10-15 | 1999-12-28 | Electronic Classroom Furniture Systems | Portable computer charging system and storage cart |
US6684323B2 (en) * | 1998-10-27 | 2004-01-27 | Stmicroelectronics, Inc. | Virtual condition codes |
US6519594B1 (en) * | 1998-11-14 | 2003-02-11 | Sony Electronics, Inc. | Computer-implemented sharing of java classes for increased memory efficiency and communication method |
GB9825102D0 (en) * | 1998-11-16 | 1999-01-13 | Insignia Solutions Plc | Computer system |
US6530075B1 (en) * | 1998-12-03 | 2003-03-04 | International Business Machines Corporation | JIT/compiler Java language extensions to enable field performance and serviceability |
US6718457B2 (en) * | 1998-12-03 | 2004-04-06 | Sun Microsystems, Inc. | Multiple-thread processor for threaded software applications |
US20020073398A1 (en) * | 1998-12-14 | 2002-06-13 | Jeffrey L. Tinker | Method and system for modifying executable code to add additional functionality |
US6954923B1 (en) * | 1999-01-28 | 2005-10-11 | Ati International Srl | Recording classification of instructions executed by a computer |
US7275246B1 (en) * | 1999-01-28 | 2007-09-25 | Ati International Srl | Executing programs for a first computer architecture on a computer of a second architecture |
US7013456B1 (en) * | 1999-01-28 | 2006-03-14 | Ati International Srl | Profiling execution of computer programs |
US7111290B1 (en) * | 1999-01-28 | 2006-09-19 | Ati International Srl | Profiling program execution to identify frequently-executed portions and to assist binary translation |
US7065633B1 (en) * | 1999-01-28 | 2006-06-20 | Ati International Srl | System for delivering exception raised in first architecture to operating system coded in second architecture in dual architecture CPU |
US6385764B1 (en) * | 1999-01-29 | 2002-05-07 | International Business Machines Corporation | Method and apparatus for improving invocation speed of Java methods |
US6412109B1 (en) | 1999-01-29 | 2002-06-25 | Sun Microsystems, Inc. | Method for optimizing java bytecodes in the presence of try-catch blocks |
US6848111B1 (en) * | 1999-02-02 | 2005-01-25 | Sun Microsystems, Inc. | Zero overhead exception handling |
US6260157B1 (en) | 1999-02-16 | 2001-07-10 | Kurt Schurecht | Patching of a read only memory |
US6738846B1 (en) * | 1999-02-23 | 2004-05-18 | Sun Microsystems, Inc. | Cooperative processing of tasks in a multi-threaded computing system |
US6308253B1 (en) * | 1999-03-31 | 2001-10-23 | Sony Corporation | RISC CPU instructions particularly suited for decoding digital signal processing applications |
US6412029B1 (en) * | 1999-04-29 | 2002-06-25 | Agere Systems Guardian Corp. | Method and apparatus for interfacing between a digital signal processor and a baseband circuit for wireless communication system |
US6412108B1 (en) * | 1999-05-06 | 2002-06-25 | International Business Machines Corporation | Method and apparatus for speeding up java methods prior to a first execution |
US6510493B1 (en) * | 1999-07-15 | 2003-01-21 | International Business Machines Corporation | Method and apparatus for managing cache line replacement within a computer system |
US6535958B1 (en) * | 1999-07-15 | 2003-03-18 | Texas Instruments Incorporated | Multilevel cache system coherence with memory selectively configured as cache or direct access memory and direct memory access |
AU6615600A (en) * | 1999-07-29 | 2001-02-19 | Foxboro Company, The | Methods and apparatus for object-based process control |
US6341318B1 (en) * | 1999-08-10 | 2002-01-22 | Chameleon Systems, Inc. | DMA data streaming |
US7000222B1 (en) * | 1999-08-19 | 2006-02-14 | International Business Machines Corporation | Method, system, and program for accessing variables from an operating system for use by an application program |
US6507947B1 (en) * | 1999-08-20 | 2003-01-14 | Hewlett-Packard Company | Programmatic synthesis of processor element arrays |
US6418540B1 (en) * | 1999-08-27 | 2002-07-09 | Lucent Technologies Inc. | State transfer with throw-away thread |
US6549959B1 (en) * | 1999-08-30 | 2003-04-15 | Ati International Srl | Detecting modification to computer memory by a DMA device |
US6671707B1 (en) * | 1999-10-19 | 2003-12-30 | Intel Corporation | Method for practical concurrent copying garbage collection offering minimal thread block times |
US6418489B1 (en) * | 1999-10-25 | 2002-07-09 | Motorola, Inc. | Direct memory access controller and method therefor |
SE514318C2 (en) * | 1999-10-28 | 2001-02-12 | Appeal Virtual Machines Ab | Process for streamlining a data processing process using a virtual machine and using a garbage collection procedure |
US6711739B1 (en) * | 1999-11-08 | 2004-03-23 | Sun Microsystems, Inc. | System and method for handling threads of execution |
US6477666B1 (en) * | 1999-11-22 | 2002-11-05 | International Business Machines Corporation | Automatic fault injection into a JAVA virtual machine (JVM) |
EP1111511B1 (en) * | 1999-12-06 | 2017-09-27 | Texas Instruments France | Cache with multiple fill modes |
DE69937611T2 (en) * | 1999-12-06 | 2008-10-23 | Texas Instruments Inc., Dallas | Intelligent buffer memory |
US6668287B1 (en) * | 1999-12-15 | 2003-12-23 | Transmeta Corporation | Software direct memory access |
US6691308B1 (en) | 1999-12-30 | 2004-02-10 | Stmicroelectronics, Inc. | Method and apparatus for changing microcode to be executed in a processor |
US6986128B2 (en) * | 2000-01-07 | 2006-01-10 | Sony Computer Entertainment Inc. | Multiple stage program recompiler and method |
JP2001243079A (en) * | 2000-03-02 | 2001-09-07 | Omron Corp | Information processing system |
US6618737B2 (en) * | 2000-03-09 | 2003-09-09 | International Business Machines Corporation | Speculative caching of individual fields in a distributed object system |
US7171543B1 (en) * | 2000-03-28 | 2007-01-30 | Intel Corp. | Method and apparatus for executing a 32-bit application by confining the application to a 32-bit address space subset in a 64-bit processor |
US7093102B1 (en) * | 2000-03-29 | 2006-08-15 | Intel Corporation | Code sequence for vector gather and scatter |
US7086066B2 (en) * | 2000-03-31 | 2006-08-01 | Schlumbergersema Telekom Gmbh & Co. Kg | System and method for exception handling |
US6408383B1 (en) * | 2000-05-04 | 2002-06-18 | Sun Microsystems, Inc. | Array access boundary check by executing BNDCHK instruction with comparison specifiers |
US20030105945A1 (en) * | 2001-11-01 | 2003-06-05 | Bops, Inc. | Methods and apparatus for a bit rake instruction |
US7020766B1 (en) * | 2000-05-30 | 2006-03-28 | Intel Corporation | Processing essential and non-essential code separately |
US6735687B1 (en) * | 2000-06-15 | 2004-05-11 | Hewlett-Packard Development Company, L.P. | Multithreaded microprocessor with asymmetrical central processing units |
US7093239B1 (en) * | 2000-07-14 | 2006-08-15 | Internet Security Systems, Inc. | Computer immune system and method for detecting unwanted code in a computer system |
US6662359B1 (en) * | 2000-07-20 | 2003-12-09 | International Business Machines Corporation | System and method for injecting hooks into Java classes to handle exception and finalization processing |
US6704860B1 (en) | 2000-07-26 | 2004-03-09 | International Business Machines Corporation | Data processing system and method for fetching instruction blocks in response to a detected block sequence |
EP1182565B1 (en) | 2000-08-21 | 2012-09-05 | Texas Instruments France | Cache and DMA with a global valid bit |
US6816921B2 (en) * | 2000-09-08 | 2004-11-09 | Texas Instruments Incorporated | Micro-controller direct memory access (DMA) operation with adjustable word size transfers and address alignment/incrementing |
US7000227B1 (en) * | 2000-09-29 | 2006-02-14 | Intel Corporation | Iterative optimizing compiler |
GB2367653B (en) * | 2000-10-05 | 2004-10-20 | Advanced Risc Mach Ltd | Restarting translated instructions |
US6684232B1 (en) * | 2000-10-26 | 2004-01-27 | International Business Machines Corporation | Method and predictor for streamlining execution of convert-to-integer operations |
US6993754B2 (en) * | 2001-11-13 | 2006-01-31 | Hewlett-Packard Development Company, L.P. | Annotations to executable images for improved dynamic optimization functions |
GB0027053D0 (en) * | 2000-11-06 | 2000-12-20 | Ibm | A computer system with two heaps in contiguous storage |
US7085705B2 (en) * | 2000-12-21 | 2006-08-01 | Microsoft Corporation | System and method for the logical substitution of processor control in an emulated computing environment |
US7069545B2 (en) * | 2000-12-29 | 2006-06-27 | Intel Corporation | Quantization and compression for computation reuse |
US7185330B1 (en) * | 2001-01-05 | 2007-02-27 | Xilinx, Inc. | Code optimization method and system |
US6988167B2 (en) * | 2001-02-08 | 2006-01-17 | Analog Devices, Inc. | Cache system with DMA capabilities and method for operating same |
US7080373B2 (en) * | 2001-03-07 | 2006-07-18 | Freescale Semiconductor, Inc. | Method and device for creating and using pre-internalized program files |
US6775763B2 (en) * | 2001-03-09 | 2004-08-10 | Koninklijke Philips Electronics N.V. | Bytecode instruction processor with switch instruction handling logic |
FR2822256B1 (en) * | 2001-03-13 | 2003-05-30 | Gemplus Card Int | VERIFICATION OF CONFORMITY OF ACCESS TO OBJECTS IN A DATA PROCESSING SYSTEM WITH A SECURITY POLICY |
GB2373349B (en) * | 2001-03-15 | 2005-02-23 | Proksim Software Inc | Data definition language |
US7184003B2 (en) * | 2001-03-16 | 2007-02-27 | Dualcor Technologies, Inc. | Personal electronics device with display switching |
US7017154B2 (en) * | 2001-03-23 | 2006-03-21 | International Business Machines Corporation | Eliminating store/restores within hot function prolog/epilogs using volatile registers |
US6452426B1 (en) * | 2001-04-16 | 2002-09-17 | Nagesh Tamarapalli | Circuit for switching between multiple clocks |
US7032158B2 (en) * | 2001-04-23 | 2006-04-18 | Quickshift, Inc. | System and method for recognizing and configuring devices embedded on memory modules |
US20020166004A1 (en) * | 2001-05-02 | 2002-11-07 | Kim Jason Seung-Min | Method for implementing soft-DMA (software based direct memory access engine) for multiple processor systems |
US6574708B2 (en) * | 2001-05-18 | 2003-06-03 | Broadcom Corporation | Source controlled cache allocation |
GB2376100B (en) | 2001-05-31 | 2005-03-09 | Advanced Risc Mach Ltd | Data processing using multiple instruction sets |
GB2376097B (en) * | 2001-05-31 | 2005-04-06 | Advanced Risc Mach Ltd | Configuration control within data processing systems |
US7152223B1 (en) * | 2001-06-04 | 2006-12-19 | Microsoft Corporation | Methods and systems for compiling and interpreting one or more associations between declarations and implementations in a language neutral fashion |
US20030191861A1 (en) * | 2001-07-02 | 2003-10-09 | Globespanvirata Incorporated | Communications system using rings architecture |
JP2004536405A (en) * | 2001-07-16 | 2004-12-02 | ユキング レン | Embedded software update system |
US7107439B2 (en) * | 2001-08-10 | 2006-09-12 | Mips Technologies, Inc. | System and method of controlling software decompression through exceptions |
WO2003025743A1 (en) * | 2001-09-12 | 2003-03-27 | Hitachi, Ltd. | Processor system having java accelerator |
US6944724B2 (en) * | 2001-09-14 | 2005-09-13 | Sun Microsystems, Inc. | Method and apparatus for decoupling tag and data accesses in a cache memory |
WO2003027842A2 (en) * | 2001-09-25 | 2003-04-03 | Koninklijke Philips Electronics N.V. | Software support for virtual machine interpreter (vmi) acceleration hardware |
FR2831289B1 (en) * | 2001-10-19 | 2004-01-23 | St Microelectronics Sa | MICROPROCESSOR WITH EXTENDED ADDRESSABLE SPACE |
US7003778B2 (en) * | 2001-10-24 | 2006-02-21 | Sun Microsystems, Inc. | Exception handling in java computing environments |
US6915513B2 (en) * | 2001-11-29 | 2005-07-05 | Hewlett-Packard Development Company, L.P. | System and method for dynamically replacing code |
US7062762B2 (en) * | 2001-12-12 | 2006-06-13 | Texas Instruments Incorporated | Partitioning symmetric nodes efficiently in a split register file architecture |
US7363467B2 (en) | 2002-01-03 | 2008-04-22 | Intel Corporation | Dependence-chain processing using trace descriptors having dependency descriptors |
US6912649B2 (en) * | 2002-03-13 | 2005-06-28 | International Business Machines Corporation | Scheme to encode predicted values into an instruction stream/cache without additional bits/area |
US7131120B2 (en) * | 2002-05-16 | 2006-10-31 | Sun Microsystems, Inc. | Inter Java virtual machine (JVM) resource locking mechanism |
US7065613B1 (en) * | 2002-06-06 | 2006-06-20 | Maxtor Corporation | Method for reducing access to main memory using a stack cache |
US6957322B1 (en) * | 2002-07-25 | 2005-10-18 | Advanced Micro Devices, Inc. | Efficient microcode entry access from sequentially addressed portion via non-sequentially addressed portion |
EP1387253B1 (en) | 2002-07-31 | 2017-09-20 | Texas Instruments Incorporated | Dynamic translation and execution of instructions within a processor |
EP1387249B1 (en) * | 2002-07-31 | 2019-03-13 | Texas Instruments Incorporated | RISC processor having a stack and register architecture |
US7051177B2 (en) * | 2002-07-31 | 2006-05-23 | International Business Machines Corporation | Method for measuring memory latency in a hierarchical memory system |
EP1391821A3 (en) * | 2002-07-31 | 2007-06-06 | Texas Instruments Inc. | A multi processor computing system having a java stack machine and a risc based processor |
US7237236B2 (en) * | 2002-08-22 | 2007-06-26 | International Business Machines Corporation | Method and apparatus for automatically determining optimum placement of privileged code locations in existing code |
GB2392515B (en) * | 2002-08-28 | 2005-08-17 | Livedevices Ltd | Improvements relating to stack usage in computer-related operating systems |
US7165156B1 (en) * | 2002-09-06 | 2007-01-16 | 3Pardata, Inc. | Read-write snapshots |
US7246346B2 (en) * | 2002-09-17 | 2007-07-17 | Microsoft Corporation | System and method for persisting dynamically generated code in a directly addressable and executable storage medium |
US7146607B2 (en) * | 2002-09-17 | 2006-12-05 | International Business Machines Corporation | Method and system for transparent dynamic optimization in a multiprocessing environment |
US7313797B2 (en) * | 2002-09-18 | 2007-12-25 | Wind River Systems, Inc. | Uniprocessor operating system design facilitating fast context switching |
US7200721B1 (en) * | 2002-10-09 | 2007-04-03 | Unisys Corporation | Verification of memory operations by multiple processors to a shared memory |
US20040083467A1 (en) * | 2002-10-29 | 2004-04-29 | Sharp Laboratories Of America, Inc. | System and method for executing intermediate code |
US7155708B2 (en) * | 2002-10-31 | 2006-12-26 | Src Computers, Inc. | Debugging and performance profiling using control-dataflow graph representations with reconfigurable hardware emulation |
KR100503077B1 (en) * | 2002-12-02 | 2005-07-21 | 삼성전자주식회사 | A java execution device and a java execution method |
US7194736B2 (en) * | 2002-12-10 | 2007-03-20 | Intel Corporation | Dynamic division optimization for a just-in-time compiler |
US6883074B2 (en) * | 2002-12-13 | 2005-04-19 | Sun Microsystems, Inc. | System and method for efficient write operations for repeated snapshots by copying-on-write to most recent snapshot |
US7383550B2 (en) * | 2002-12-23 | 2008-06-03 | International Business Machines Corporation | Topology aware grid services scheduler architecture |
JPWO2004079583A1 (en) * | 2003-03-05 | 2006-06-08 | 富士通株式会社 | Data transfer control device and DMA data transfer control method |
JP3899046B2 (en) * | 2003-03-20 | 2007-03-28 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Compiler device, compiler program, recording medium, and compiling method |
JP3992102B2 (en) * | 2003-06-04 | 2007-10-17 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Compiler device, compilation method, compiler program, and recording medium |
JP2004318628A (en) * | 2003-04-18 | 2004-11-11 | Hitachi Industries Co Ltd | Processor unit |
US7051146B2 (en) * | 2003-06-25 | 2006-05-23 | Lsi Logic Corporation | Data processing systems including high performance buses and interfaces, and associated communication methods |
US7194732B2 (en) * | 2003-06-26 | 2007-03-20 | Hewlett-Packard Development Company, L.P. | System and method for facilitating profiling an application |
US7917734B2 (en) * | 2003-06-30 | 2011-03-29 | Intel Corporation | Determining length of instruction with multiple byte escape code based on information from other than opcode byte |
US7073007B1 (en) * | 2003-07-22 | 2006-07-04 | Cisco Technology, Inc. | Interrupt efficiency across expansion busses |
US20050028132A1 (en) * | 2003-07-31 | 2005-02-03 | Srinivasamurthy Venugopal K. | Application specific optimization of interpreters for embedded systems |
JP4740851B2 (en) * | 2003-08-28 | 2011-08-03 | ミップス テクノロジーズ インコーポレイテッド | Mechanism for dynamic configuration of virtual processor resources |
US7207038B2 (en) | 2003-08-29 | 2007-04-17 | Nokia Corporation | Constructing control flows graphs of binary executable programs at post-link time |
US20050071611A1 (en) | 2003-09-30 | 2005-03-31 | International Business Machines Corporation | Method and apparatus for counting data accesses and instruction executions that exceed a threshold |
US20050086662A1 (en) * | 2003-10-21 | 2005-04-21 | Monnie David J. | Object monitoring system in shared object space |
US7631307B2 (en) * | 2003-12-05 | 2009-12-08 | Intel Corporation | User-programmable low-overhead multithreading |
US7401328B2 (en) * | 2003-12-18 | 2008-07-15 | Lsi Corporation | Software-implemented grouping techniques for use in a superscalar data processing system |
US7380039B2 (en) * | 2003-12-30 | 2008-05-27 | 3Tera, Inc. | Apparatus, method and system for aggregrating computing resources |
US7370180B2 (en) * | 2004-03-08 | 2008-05-06 | Arm Limited | Bit field extraction with sign or zero extend |
US7802080B2 (en) * | 2004-03-24 | 2010-09-21 | Arm Limited | Null exception handling |
US20050262487A1 (en) * | 2004-05-11 | 2005-11-24 | International Business Machines Corporation | System, apparatus, and method for identifying authorization requirements in component-based systems |
US7376674B2 (en) * | 2004-05-14 | 2008-05-20 | Oracle International Corporation | Storage of multiple pre-modification short duration copies of database information in short term memory |
JP2005338987A (en) * | 2004-05-25 | 2005-12-08 | Fujitsu Ltd | Exception test support program and device |
EP1622009A1 (en) | 2004-07-27 | 2006-02-01 | Texas Instruments Incorporated | JSM architecture and systems |
US20060031820A1 (en) * | 2004-08-09 | 2006-02-09 | Aizhong Li | Method for program transformation and apparatus for COBOL to Java program transformation |
US7818723B2 (en) * | 2004-09-07 | 2010-10-19 | Sap Ag | Antipattern detection processing for a multithreaded application |
US7194606B2 (en) * | 2004-09-28 | 2007-03-20 | Hewlett-Packard Development Company, L.P. | Method and apparatus for using predicates in a processing device |
US7370129B2 (en) * | 2004-12-15 | 2008-05-06 | Microsoft Corporation | Retry strategies for use in a streaming environment |
US20060236000A1 (en) * | 2005-04-15 | 2006-10-19 | Falkowski John T | Method and system of split-streaming direct memory access |
US7877740B2 (en) * | 2005-06-13 | 2011-01-25 | Hewlett-Packard Development Company, L.P. | Handling caught exceptions |
US7899661B2 (en) * | 2006-02-16 | 2011-03-01 | Synopsys, Inc. | Run-time switching for simulation with dynamic run-time accuracy adjustment |
-
2004
- 2004-07-27 EP EP04291918A patent/EP1622009A1/en not_active Withdrawn
-
2005
- 2005-04-28 US US11/116,918 patent/US20060026398A1/en not_active Abandoned
- 2005-04-28 US US11/116,897 patent/US20060026397A1/en not_active Abandoned
- 2005-04-28 US US11/116,522 patent/US8185666B2/en active Active
- 2005-04-28 US US11/116,893 patent/US20060026396A1/en not_active Abandoned
- 2005-05-24 US US11/135,796 patent/US20060026392A1/en not_active Abandoned
- 2005-07-21 US US11/186,271 patent/US7930689B2/en active Active
- 2005-07-21 US US11/186,063 patent/US20060026183A1/en not_active Abandoned
- 2005-07-21 US US11/186,315 patent/US8516496B2/en active Active
- 2005-07-21 US US11/186,239 patent/US7574584B2/en active Active
- 2005-07-21 US US11/186,062 patent/US20060023517A1/en not_active Abandoned
- 2005-07-21 US US11/186,330 patent/US20060026394A1/en not_active Abandoned
- 2005-07-21 US US11/186,036 patent/US8078842B2/en active Active
- 2005-07-22 US US11/187,199 patent/US20060026200A1/en not_active Abandoned
- 2005-07-25 US US11/188,336 patent/US20060026401A1/en not_active Abandoned
- 2005-07-25 US US11/188,551 patent/US9201807B2/en active Active
- 2005-07-25 US US11/188,668 patent/US7260682B2/en active Active
- 2005-07-25 US US11/188,923 patent/US20060026322A1/en not_active Abandoned
- 2005-07-25 US US11/188,592 patent/US8024554B2/en active Active
- 2005-07-25 US US11/188,504 patent/US7500085B2/en active Active
- 2005-07-25 US US11/188,411 patent/US7606977B2/en active Active
- 2005-07-25 US US11/188,311 patent/US7533250B2/en active Active
- 2005-07-25 US US11/188,670 patent/US8380906B2/en active Active
- 2005-07-25 US US11/188,550 patent/US20060026201A1/en not_active Abandoned
- 2005-07-25 US US11/188,309 patent/US20060026407A1/en not_active Abandoned
- 2005-07-25 US US11/188,310 patent/US8046748B2/en active Active
- 2005-07-25 US US11/188,667 patent/US20060026312A1/en not_active Abandoned
- 2005-07-25 US US11/188,503 patent/US7587583B2/en active Active
- 2005-07-25 US US11/188,827 patent/US7493476B2/en active Active
- 2005-07-25 US US11/188,502 patent/US7757223B2/en active Active
- 2005-07-25 US US11/188,491 patent/US7546437B2/en active Active
- 2005-07-26 US US11/189,410 patent/US7543285B2/en active Active
- 2005-07-26 US US11/189,245 patent/US20060026126A1/en not_active Abandoned
- 2005-07-26 US US11/189,422 patent/US7743384B2/en active Active
- 2005-07-26 US US11/189,411 patent/US20060026580A1/en not_active Abandoned
- 2005-07-26 US US11/189,637 patent/US7752610B2/en active Active
- 2005-07-26 US US11/189,367 patent/US7624382B2/en active Active
- 2005-07-26 US US11/189,211 patent/US8024716B2/en active Active
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5426783A (en) * | 1992-11-02 | 1995-06-20 | Amdahl Corporation | System for processing eight bytes or less by the move, pack and unpack instruction of the ESA/390 instruction set |
US6321323B1 (en) * | 1997-06-27 | 2001-11-20 | Sun Microsystems, Inc. | System and method for executing platform-independent code on a co-processor |
US6366876B1 (en) * | 1997-09-29 | 2002-04-02 | Sun Microsystems, Inc. | Method and apparatus for assessing compatibility between platforms and applications |
US6066181A (en) * | 1997-12-08 | 2000-05-23 | Analysis & Technology, Inc. | Java native interface code generator |
US6192368B1 (en) * | 1998-02-11 | 2001-02-20 | International Business Machines Corporation | Apparatus and method for automatically propagating a change made to at least one of a plurality of objects to at least one data structure containing data relating to the plurality of objects |
US6594708B1 (en) * | 1998-03-26 | 2003-07-15 | Sun Microsystems, Inc. | Apparatus and method for object-oriented memory system |
US6374286B1 (en) * | 1998-04-06 | 2002-04-16 | Rockwell Collins, Inc. | Real time processor capable of concurrently running multiple independent JAVA machines |
US6219678B1 (en) * | 1998-06-25 | 2001-04-17 | Sun Microsystems, Inc. | System and method for maintaining an association for an object |
US20020108025A1 (en) * | 1998-10-21 | 2002-08-08 | Nicholas Shaylor | Memory management unit for java environment computers |
US6115719A (en) * | 1998-11-20 | 2000-09-05 | Revsoft Corporation | Java compatible object oriented component data structure |
US20020099902A1 (en) * | 2000-05-12 | 2002-07-25 | Guillaume Comeau | Methods and systems for applications to interact with hardware |
US7159223B1 (en) * | 2000-05-12 | 2007-01-02 | Zw Company, Llc | Methods and systems for applications to interact with hardware |
US20020099863A1 (en) * | 2000-06-02 | 2002-07-25 | Guillaume Comeau | Software support layer for processors executing interpreted language applications |
US20030079213A1 (en) * | 2000-11-29 | 2003-04-24 | Gilbert Cabillic | Data processing apparatus, system and method |
US20020161957A1 (en) * | 2001-02-09 | 2002-10-31 | Guillaume Comeau | Methods and systems for handling interrupts |
US6961941B1 (en) * | 2001-06-08 | 2005-11-01 | Vmware, Inc. | Computer configuration for resource management in systems including a virtual machine |
US7328436B2 (en) * | 2003-09-15 | 2008-02-05 | Motorola, Inc. | Dynamic allocation of internal memory at runtime |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9675443B2 (en) | 2009-09-10 | 2017-06-13 | Johnson & Johnson Vision Care, Inc. | Energized ophthalmic lens including stacked integrated components |
US9703120B2 (en) | 2011-02-28 | 2017-07-11 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus for an ophthalmic lens with functional insert layers |
US10451897B2 (en) | 2011-03-18 | 2019-10-22 | Johnson & Johnson Vision Care, Inc. | Components with multiple energization elements for biomedical devices |
US9535268B2 (en) | 2011-03-18 | 2017-01-03 | Johnson & Johnson Vision Care, Inc. | Multiple energization elements in stacked integrated component devices |
US9698129B2 (en) | 2011-03-18 | 2017-07-04 | Johnson & Johnson Vision Care, Inc. | Stacked integrated component devices with energization |
US9233513B2 (en) | 2011-03-18 | 2016-01-12 | Johnson & Johnson Vision Care, Inc. | Apparatus for manufacturing stacked integrated component media inserts for ophthalmic devices |
US9889615B2 (en) | 2011-03-18 | 2018-02-13 | Johnson & Johnson Vision Care, Inc. | Stacked integrated component media insert for an ophthalmic device |
US9914273B2 (en) | 2011-03-18 | 2018-03-13 | Johnson & Johnson Vision Care, Inc. | Method for using a stacked integrated component media insert in an ophthalmic device |
US9804418B2 (en) | 2011-03-21 | 2017-10-31 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus for functional insert with power layer |
US10775644B2 (en) | 2012-01-26 | 2020-09-15 | Johnson & Johnson Vision Care, Inc. | Ophthalmic lens assembly having an integrated antenna structure |
US10361405B2 (en) | 2014-08-21 | 2019-07-23 | Johnson & Johnson Vision Care, Inc. | Biomedical energization elements with polymer electrolytes |
US10361404B2 (en) | 2014-08-21 | 2019-07-23 | Johnson & Johnson Vision Care, Inc. | Anodes for use in biocompatible energization elements |
US10367233B2 (en) | 2014-08-21 | 2019-07-30 | Johnson & Johnson Vision Care, Inc. | Biomedical energization elements with polymer electrolytes and cavity structures |
US10374216B2 (en) | 2014-08-21 | 2019-08-06 | Johnson & Johnson Vision Care, Inc. | Pellet form cathode for use in a biocompatible battery |
US10381687B2 (en) | 2014-08-21 | 2019-08-13 | Johnson & Johnson Vision Care, Inc. | Methods of forming biocompatible rechargable energization elements for biomedical devices |
US10386656B2 (en) | 2014-08-21 | 2019-08-20 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus to form separators for biocompatible energization elements for biomedical devices |
US10558062B2 (en) | 2014-08-21 | 2020-02-11 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus to form biocompatible energization primary elements for biomedical device |
US10598958B2 (en) | 2014-08-21 | 2020-03-24 | Johnson & Johnson Vision Care, Inc. | Device and methods for sealing and encapsulation for biocompatible energization elements |
US10627651B2 (en) | 2014-08-21 | 2020-04-21 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus to form biocompatible energization primary elements for biomedical devices with electroless sealing layers |
US10345620B2 (en) | 2016-02-18 | 2019-07-09 | Johnson & Johnson Vision Care, Inc. | Methods and apparatus to form biocompatible energization elements incorporating fuel cells for biomedical devices |
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8380906B2 (en) | Method and system for implementing interrupt service routines | |
KR100466722B1 (en) | An array bounds checking method and apparatus, and computer system including this | |
KR100529416B1 (en) | Method and apparatus of instruction folding for a stack-based machine | |
KR100584964B1 (en) | Apparatuses for stack caching | |
US6901505B2 (en) | Instruction causing swap of base address from segment register with address from another register | |
JP2005011352A (en) | Method for dynamically changing semantic of instruction | |
US7840782B2 (en) | Mixed stack-based RISC processor | |
US8516502B2 (en) | Performing java interrupt with two program counters | |
US7360060B2 (en) | Using IMPDEP2 for system commands related to Java accelerator hardware | |
US8806459B2 (en) | Java stack machine execution kernel dynamic instrumentation | |
US20040024990A1 (en) | Processor that accommodates multiple instruction sets and multiple decode modes | |
EP1387254B1 (en) | Skip instruction carrying out a test with immediate value | |
US8291435B2 (en) | JEK class loader notification | |
US20040024999A1 (en) | Micro-sequence execution in a processor | |
US7757067B2 (en) | Pre-decoding bytecode prefixes selectively incrementing stack machine program counter | |
KR100618718B1 (en) | Caching Methods and Devices in Stacked Memory Structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CABILLIC, GILBERT;REEL/FRAME:016819/0510 Effective date: 20050718 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |