US20110271124A1 - Processor performance state optimization - Google Patents
Processor performance state optimization Download PDFInfo
- Publication number
- US20110271124A1 US20110271124A1 US13/178,154 US201113178154A US2011271124A1 US 20110271124 A1 US20110271124 A1 US 20110271124A1 US 201113178154 A US201113178154 A US 201113178154A US 2011271124 A1 US2011271124 A1 US 2011271124A1
- Authority
- US
- United States
- Prior art keywords
- performance state
- state
- processor
- voltage
- performance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the present disclosure relates generally to information handling systems (IHSs), and more particularly to IHS processor performance state optimization.
- IHSs information handling systems
- IHS information handling system
- An IHS generally processes, compiles, stores, and/or communicates information or data for business, personal, or other purposes. Because technology and information handling needs and requirements may vary between different applications, IHSs may also vary regarding what information is handled, how the information is handled, how much information is processed, stored, or communicated, and how quickly and efficiently the information may be processed, stored, or communicated. The variations in IHSs allow for IHSs to be general or configured for a specific user or specific use such as financial transaction processing, airline reservations, enterprise data storage, or global communications. In addition, IHSs may include a variety of hardware and software components that may be configured to process, store, and communicate information and may include one or more computer systems, data storage systems, and networking systems.
- IHSs are generally understood in the art to operate using a processor to process information.
- Current processor control algorithms have been found through experimentation when running bursty applications to give higher performance and lower power consumption when using minimum and maximum performance states and transitioning between the two.
- a processor may process information by running as fast as possible to get a piece of work done and then sleeping the system until the next piece of work arrives.
- processors begin running at a lowest performance state and let the voltage continue to slew to a voltage required by the intended performance state and then transition the operating frequency once this occurs.
- the processor spends a large amount of time at the lowest speed with much higher voltages than required for the given operating frequency. This results in a power penalty for the performance of the processor obtained at the low operating frequency.
- a system to change a performance state of a processor includes a processor and a step logic sub-system operatively coupled with the processor and is operable to communicate a performance state change request to the processor.
- a core voltage regulator is operatively coupled with the step logic sub-system.
- An end performance state sub-system to determine a desired end performance state is coupled with the step logic sub-system.
- an enable sub-state transition sub-system to enable sub-state transitions is coupled with the step logic sub-system.
- FIG. 1 illustrates an embodiment of an information handling system (IHS).
- IHS information handling system
- FIG. 2 illustrates a prior art embodiment of a processor performance state change method.
- FIG. 3 illustrates an embodiment of an optimized processor performance state change method.
- FIG. 4 illustrates a logic block diagram for an embodiment of a sub state change system internal to processor.
- FIG. 5 illustrates a logic block diagram for an embodiment of a sub state change system external to processor.
- FIG. 6 illustrates an embodiment of a transition diagram showing work potential between performance states.
- an IHS 100 includes any instrumentality or aggregate of instrumentalities operable to compute, classify, process, transmit, receive, retrieve, originate, switch, store, display, manifest, detect, record, reproduce, handle, or utilize any form of information, intelligence, or data for business, scientific, control, or other purposes.
- an IHS 100 may be a personal computer, a network storage device, or any other suitable device and may vary in size, shape, performance, functionality, and price.
- the IHS 100 may include random access memory (RAM), one or more processing resources such as a central processing unit (CPU) or hardware or software control logic, read only memory (ROM), and/or other types of nonvolatile memory.
- Additional components of the IHS 100 may include one or more disk drives, one or more network ports for communicating with external devices as well as various input and output (I/O) devices, such as a keyboard, a mouse, and a video display.
- the IHS 100 may also include one or more buses operable to transmit communications between the various hardware components.
- FIG. 1 is a block diagram of one IHS 100 .
- the IHS 100 includes a processor 102 such as an Intel PentiumTM series processor or any other processor available.
- a memory I/O hub chipset 104 (comprising one or more integrated circuits) connects to processor 102 over a front-side bus 106 .
- Memory I/O hub 104 provides the processor 102 with access to a variety of resources.
- Main memory 108 connects to memory I/O hub 104 over a memory or data bus.
- a graphics processor 110 also connects to memory I/O hub 104 , allowing the graphics processor to communicate, e.g., with processor 102 and main memory 108 .
- Graphics processor 110 provides display signals to a display device 112 .
- Other resources can also be coupled to the system through the memory I/O hub 104 using a data bus, including an optical drive 114 or other removable-media drive, one or more hard disk drives 116 , one or more network interfaces 118 , one or more Universal Serial Bus (USB) ports 120 , and a super I/O controller 122 to provide access to user input devices 124 , etc.
- the IHS 100 may also include a solid state drive (SSDs) 126 in place of, or in addition to main memory 108 , the optical drive 114 , and/or a hard disk drive 116 . It is understood that any or all of the drive devices 114 , 116 , and 126 may be located locally with the IHS 100 , located remotely from the IHS 100 , and/or they may be virtual with respect to the IHS 100 .
- SSDs solid state drive
- IHSs 100 include each of the components shown in FIG. 1 , and other components not shown may exist. Furthermore, some components shown as separate may exist in an integrated package or be integrated in a common integrated circuit with other components, for example, the processor 102 and the memory I/O hub 104 can be combined together. As can be appreciated, many systems are expandable, and include or can include a variety of components, including redundant or parallel resources.
- ACPI advanced configuration and power interface
- processor 102 power states are generally know as C 0 (operating state), C 1 (halt), C 2 (stop-clock), and C 3 (sleep).
- Performance states for the processor 102 and other devices are generally implementation-dependent, where P 0 is the highest performance state, with P 1 to Pn being successively lower-performance states.
- Power consumption in semiconductor type devices equals a switching function (Voltage 2 ⁇ frequency ⁇ capacitance ⁇ constant) plus a leakage function (Voltage 2 /Resistance). Therefore, it follows that changing both voltage and frequency of operation for the processor yields exponential changes in power consumption for the device (e.g., a processor 102 ). It is generally understood that there is a minimum operating frequency for the semiconductor device for a given voltage.
- FIG. 2 illustrates a prior art embodiment of a processor 102 performance state change method 130 .
- the method 130 begins at block 132 where the processor is presently in one of several available performance states.
- the method 130 proceeds to decision block 132 where the method 130 determines whether a time since the last processor 102 calculation equals a pre-determined time delay. If no, the time since the last processor 102 calculation does not equal a pre-determined time delay, the method 130 returns to block 132 . If yes, the time since the last processor 102 calculation does equal a pre-determined time delay, the method 130 proceeds to block 136 where the method 130 collects data and calculates processor business for the interval time since the last calculation. The method 130 then proceeds to decision block 138 where the method 130 determines whether a performance state change is required.
- the method 130 returns to block 132 . If yes, a performance state change is required, the method 130 proceeds to block 140 where the method 130 changes the performance state of the processor 102 . The method 130 then returns to block 132 and starts over.
- FIG. 3 illustrates an embodiment of an optimized processor performance state change method 144 .
- the method 144 begins at block 146 where the processor 102 is presently in one of several available performance states.
- the method 144 proceeds to decision block 148 where the method 144 determines whether a time since the last processor 102 calculation equals a pre-determined time delay. If no, the time since the last processor 102 calculation does not equal a pre-determined time delay, the method 144 returns to block 146 . If yes, the time since the last processor 102 calculation does equal a pre-determined time delay, the method 144 proceeds to block 150 where the method 144 collects data and calculates processor business for the interval time since the last calculation.
- the method 144 then proceeds to decision block 152 where the method 144 determines whether a performance state change is required. If no, no performance state change is required, the method 144 returns to block 146 . If yes, a performance state change is required, the method 144 proceeds to block 154 where the method 144 changes the performance state of the processor 102 . The method 144 then proceeds to decision block 156 where the method 144 determines whether intermediate stepping of voltage and/or frequency between pre-determined performance states levels is required. If no, the method 144 returns to block 146 . If yes, intermediate stepping is required, the method 144 proceeds to block 158 where the method 144 sets a sub-step timer.
- the method 144 then proceeds to decision block 160 where the method 144 determines whether the sub-step timer has expired. If no, the method 144 returns to decision block 160 . If yes, the sub-step timer has expired, the method 144 proceeds to block 162 where the method 144 sends a processor state change request. The method 144 then proceeds to decision block 164 where the method 144 determines whether the desired performance state has been achieved. If no, the method 144 returns to block 158 . If yes, the desired performance state has been achieved, the method returns to block 146 and starts over.
- FIG. 4 illustrates a logic block diagram for an embodiment of a sub state change system 170 internal to the processor 102 .
- the processor 102 includes a step logic system 172 for reviewing a pre-loaded performance ramp table and determining when performance state changes and performance sub-state changes are desirable and initiating such changes.
- the step logic system 172 communicates a voltage identification 174 to a core voltage regulator 176 . Therefore, the step logic system 172 informs the core voltage regulator 176 of the desired voltage for the processor 102 core.
- the core voltage regulator 176 may regulate the processor 102 core operating voltage. It is generally understood that changing the core voltage level requires a slew time for the voltage to change to a new desired level. Therefore, changing a voltage level may be performed before changing a frequency level when changing performance states allowing the voltage to sloop to the desired level before the frequency is changed. This keeps the processor 102 operating above a minimum core voltage operating level.
- FIG. 5 illustrates a logic block diagram for an embodiment of a sub state change system 180 external to processor 102 .
- the processor 102 couples with an external step logic system 182 for reviewing a pre-loaded performance ramp table and determining when performance state changes and performance sub-state changes are desirable and initiating such changes.
- the step logic system 182 receives a voltage identification 184 from the processor.
- the step logic system 182 communicates a voltage identification 186 to a core voltage regulator 188 . Therefore, the step logic system 182 informs the core voltage regulator 188 of the desired voltage for the processor 102 core.
- the core voltage regulator 188 may regulate the processor 102 core operating voltage.
- the step logic 182 receives a desired end performance state input 190 informing the step logic 182 of a desired end performance state for the processor 102 .
- the step logic 182 may use the desired end performance state input 190 to determine how to perform intermediate steps for voltage and/or frequency between defined performance states.
- the step logic 182 also receives an enable sub state transition input informing the step logic 182 if sub state transitions are available for the processor 102 .
- the step logic 182 uses the voltage identification input 184 , the desired end performance state input 190 , and/or the enable sub state transitions input 192 to determine if and how intermediate steps should be taken in voltage and/or frequency between the performance states and communicates outputs of a voltage identification 186 and a performance state change request 194 to the core voltage regulator 188 and the processor 102 respectively.
- FIG. 6 illustrates an embodiment of a transition diagram 200 showing work potential between performance states along a processor 102 core operating level 202 .
- An existing performance state Pn 204 is shown.
- a desired or target performance state P 0 206 is also shown.
- This diagram 200 shows that one or more work potential states Pn- 1 208 , Pn- 2 210 exist between the performance states 204 , 206 along the operating level 202 .
- both of the systems 170 , 180 should be initialized with a set of voltages for supported performance states. During transition from one performance state to another performance state, the systems 170 , 180 would know a desired final performance state. Combining this knowledge with a preloaded supported performance state table would allow the systems 170 , 180 to initiate sub-state changes along the ramp 202 .
- the system 170 , 180 when transitioning up in voltage, would compare a present voltage to a voltage required for all supported performance states with higher voltage requirements than the present performance state. Then, the system 170 , 180 would initiate a processor performance state change when the present voltage is greater than or equal to the next supported performance state voltage as defined on performance state table.
- the system 170 , 180 may transition by determining when present voltage is substantially equal to a present performance state minimum voltage plus a preset offset voltage and when so, initiating a transition to a next lower voltage performance state.
- the offset assures that transition occurs before voltage gets below a minimum for the present performance state. As such, this allows a voltage reduction to be continuous.
- the system 170 , 180 may transition by reducing voltage to a minimum for the present performance state and pause the voltage reduction. Then, the system 170 , 180 may initiate a performance state change, wait for it to complete and reduce voltage to the minimum for the new performance state.
- a hardware change from present processor architecture supports transitions to intermediate performance states during ramping of voltage between performance states that have intermediate states. This allows the processor performance to adjust as the voltage slews and gains more performance relative to the higher power dissipation due to the higher voltage. A similar situation exists on transitions from higher performance states to lower ones.
- IHS operating systems software drivers generally perform performance state changes for the processors 102 . However, most operating systems do not change faster than about every 50 msec. A slow part of the performance state transition is the voltage slew from one value to another value. To the contrary, frequency changes may take place in a few micro seconds to a few clock cycles. Therefore, it is generally desirable to slew the voltage first and then tell the controller to change the frequency. This can be performed in reverse when transitioning to a lower performance state.
- the transition to intermediate performance states is performed by hardware, such as shown in FIG. 5 , because the hardware can react faster than software initiated state changes and thus, improves IHS 100 performance. It is a benefit in both desktop and mobile devices to transition to low power as soon as possible to save power.
- an operating point may be controlled by the operating system, but during slew times, hardware may be used to ramp the system using intermediate steps following the slew/frequency level at allowable operating points.
Abstract
Description
- The present application claims priority to and is a continuation of co-owned, co-pending U.S. patent application Ser. No. 12/025,839 filed Feb. 5, 2008 (attorney docket no. 16356.1094), and is related to U.S. patent application Ser. No. ______ filed ______, the disclosures of which are incorporated herein by reference.
- The present disclosure relates generally to information handling systems (IHSs), and more particularly to IHS processor performance state optimization.
- As the value and use of information continues to increase, individuals and businesses seek additional ways to process and store information. One option is an information handling system (IHS). An IHS generally processes, compiles, stores, and/or communicates information or data for business, personal, or other purposes. Because technology and information handling needs and requirements may vary between different applications, IHSs may also vary regarding what information is handled, how the information is handled, how much information is processed, stored, or communicated, and how quickly and efficiently the information may be processed, stored, or communicated. The variations in IHSs allow for IHSs to be general or configured for a specific user or specific use such as financial transaction processing, airline reservations, enterprise data storage, or global communications. In addition, IHSs may include a variety of hardware and software components that may be configured to process, store, and communicate information and may include one or more computer systems, data storage systems, and networking systems.
- IHSs are generally understood in the art to operate using a processor to process information. Current processor control algorithms have been found through experimentation when running bursty applications to give higher performance and lower power consumption when using minimum and maximum performance states and transitioning between the two. A processor may process information by running as fast as possible to get a piece of work done and then sleeping the system until the next piece of work arrives. Traditionally, processors begin running at a lowest performance state and let the voltage continue to slew to a voltage required by the intended performance state and then transition the operating frequency once this occurs. However, with a processor having many performance states, the processor spends a large amount of time at the lowest speed with much higher voltages than required for the given operating frequency. This results in a power penalty for the performance of the processor obtained at the low operating frequency.
- Accordingly, it would be desirable to provide improved processor performance state optimization absent the deficiencies described above.
- According to one embodiment, a system to change a performance state of a processor includes a processor and a step logic sub-system operatively coupled with the processor and is operable to communicate a performance state change request to the processor. A core voltage regulator is operatively coupled with the step logic sub-system. An end performance state sub-system to determine a desired end performance state is coupled with the step logic sub-system. And, an enable sub-state transition sub-system to enable sub-state transitions is coupled with the step logic sub-system.
-
FIG. 1 illustrates an embodiment of an information handling system (IHS). -
FIG. 2 illustrates a prior art embodiment of a processor performance state change method. -
FIG. 3 illustrates an embodiment of an optimized processor performance state change method. -
FIG. 4 illustrates a logic block diagram for an embodiment of a sub state change system internal to processor. -
FIG. 5 illustrates a logic block diagram for an embodiment of a sub state change system external to processor. -
FIG. 6 illustrates an embodiment of a transition diagram showing work potential between performance states. - For purposes of this disclosure, an IHS 100 includes any instrumentality or aggregate of instrumentalities operable to compute, classify, process, transmit, receive, retrieve, originate, switch, store, display, manifest, detect, record, reproduce, handle, or utilize any form of information, intelligence, or data for business, scientific, control, or other purposes. For example, an IHS 100 may be a personal computer, a network storage device, or any other suitable device and may vary in size, shape, performance, functionality, and price. The IHS 100 may include random access memory (RAM), one or more processing resources such as a central processing unit (CPU) or hardware or software control logic, read only memory (ROM), and/or other types of nonvolatile memory. Additional components of the IHS 100 may include one or more disk drives, one or more network ports for communicating with external devices as well as various input and output (I/O) devices, such as a keyboard, a mouse, and a video display. The IHS 100 may also include one or more buses operable to transmit communications between the various hardware components.
-
FIG. 1 is a block diagram of one IHS 100. The IHS 100 includes aprocessor 102 such as an Intel Pentium™ series processor or any other processor available. A memory I/O hub chipset 104 (comprising one or more integrated circuits) connects toprocessor 102 over a front-side bus 106. Memory I/O hub 104 provides theprocessor 102 with access to a variety of resources.Main memory 108 connects to memory I/O hub 104 over a memory or data bus. Agraphics processor 110 also connects to memory I/O hub 104, allowing the graphics processor to communicate, e.g., withprocessor 102 andmain memory 108.Graphics processor 110, in turn, provides display signals to adisplay device 112. - Other resources can also be coupled to the system through the memory I/
O hub 104 using a data bus, including anoptical drive 114 or other removable-media drive, one or morehard disk drives 116, one ormore network interfaces 118, one or more Universal Serial Bus (USB)ports 120, and a super I/O controller 122 to provide access touser input devices 124, etc. The IHS 100 may also include a solid state drive (SSDs) 126 in place of, or in addition tomain memory 108, theoptical drive 114, and/or ahard disk drive 116. It is understood that any or all of thedrive devices - Not all
IHSs 100 include each of the components shown inFIG. 1 , and other components not shown may exist. Furthermore, some components shown as separate may exist in an integrated package or be integrated in a common integrated circuit with other components, for example, theprocessor 102 and the memory I/O hub 104 can be combined together. As can be appreciated, many systems are expandable, and include or can include a variety of components, including redundant or parallel resources. - The advanced configuration and power interface (ACPI) performance states are commonly used as
processor 102 and other device performance standards and are commonly understood by those having ordinary skill in the art. ACPI specification is an open industry standard that defines common interfaces for hardware recognition, motherboard and device configuration and power management. Using ACPI, an operating system (OS) for an IHS is generally in control of the power management of the IHS. As is also commonly understood by those having ordinary skill in the art,processor 102 power states are generally know as C0 (operating state), C1 (halt), C2 (stop-clock), and C3 (sleep). Performance states for theprocessor 102 and other devices are generally implementation-dependent, where P0 is the highest performance state, with P1 to Pn being successively lower-performance states. Power consumption in semiconductor type devices equals a switching function (Voltage2·frequency·capacitance·constant) plus a leakage function (Voltage2/Resistance). Therefore, it follows that changing both voltage and frequency of operation for the processor yields exponential changes in power consumption for the device (e.g., a processor 102). It is generally understood that there is a minimum operating frequency for the semiconductor device for a given voltage. -
FIG. 2 illustrates a prior art embodiment of aprocessor 102 performancestate change method 130. Themethod 130 begins atblock 132 where the processor is presently in one of several available performance states. Themethod 130 proceeds todecision block 132 where themethod 130 determines whether a time since thelast processor 102 calculation equals a pre-determined time delay. If no, the time since thelast processor 102 calculation does not equal a pre-determined time delay, themethod 130 returns toblock 132. If yes, the time since thelast processor 102 calculation does equal a pre-determined time delay, themethod 130 proceeds to block 136 where themethod 130 collects data and calculates processor business for the interval time since the last calculation. Themethod 130 then proceeds to decision block 138 where themethod 130 determines whether a performance state change is required. If no, no performance state change is required, themethod 130 returns to block 132. If yes, a performance state change is required, themethod 130 proceeds to block 140 where themethod 130 changes the performance state of theprocessor 102. Themethod 130 then returns to block 132 and starts over. -
FIG. 3 illustrates an embodiment of an optimized processor performancestate change method 144. Themethod 144 begins atblock 146 where theprocessor 102 is presently in one of several available performance states. Themethod 144 proceeds to decision block 148 where themethod 144 determines whether a time since thelast processor 102 calculation equals a pre-determined time delay. If no, the time since thelast processor 102 calculation does not equal a pre-determined time delay, themethod 144 returns to block 146. If yes, the time since thelast processor 102 calculation does equal a pre-determined time delay, themethod 144 proceeds to block 150 where themethod 144 collects data and calculates processor business for the interval time since the last calculation. Themethod 144 then proceeds to decision block 152 where themethod 144 determines whether a performance state change is required. If no, no performance state change is required, themethod 144 returns to block 146. If yes, a performance state change is required, themethod 144 proceeds to block 154 where themethod 144 changes the performance state of theprocessor 102. Themethod 144 then proceeds to decision block 156 where themethod 144 determines whether intermediate stepping of voltage and/or frequency between pre-determined performance states levels is required. If no, themethod 144 returns to block 146. If yes, intermediate stepping is required, themethod 144 proceeds to block 158 where themethod 144 sets a sub-step timer. Themethod 144 then proceeds to decision block 160 where themethod 144 determines whether the sub-step timer has expired. If no, themethod 144 returns todecision block 160. If yes, the sub-step timer has expired, themethod 144 proceeds to block 162 where themethod 144 sends a processor state change request. Themethod 144 then proceeds to decision block 164 where themethod 144 determines whether the desired performance state has been achieved. If no, themethod 144 returns to block 158. If yes, the desired performance state has been achieved, the method returns to block 146 and starts over. -
FIG. 4 illustrates a logic block diagram for an embodiment of a substate change system 170 internal to theprocessor 102. In thissystem 170, theprocessor 102 includes astep logic system 172 for reviewing a pre-loaded performance ramp table and determining when performance state changes and performance sub-state changes are desirable and initiating such changes. Thestep logic system 172 communicates avoltage identification 174 to acore voltage regulator 176. Therefore, thestep logic system 172 informs thecore voltage regulator 176 of the desired voltage for theprocessor 102 core. When informed of the desired voltage level for theprocessor 102 core, thecore voltage regulator 176 may regulate theprocessor 102 core operating voltage. It is generally understood that changing the core voltage level requires a slew time for the voltage to change to a new desired level. Therefore, changing a voltage level may be performed before changing a frequency level when changing performance states allowing the voltage to sloop to the desired level before the frequency is changed. This keeps theprocessor 102 operating above a minimum core voltage operating level. -
FIG. 5 illustrates a logic block diagram for an embodiment of a substate change system 180 external toprocessor 102. In thissystem 180, theprocessor 102 couples with an externalstep logic system 182 for reviewing a pre-loaded performance ramp table and determining when performance state changes and performance sub-state changes are desirable and initiating such changes. Thestep logic system 182 receives avoltage identification 184 from the processor. Thestep logic system 182 communicates avoltage identification 186 to acore voltage regulator 188. Therefore, thestep logic system 182 informs thecore voltage regulator 188 of the desired voltage for theprocessor 102 core. When informed of the desired voltage level for theprocessor 102 core, thecore voltage regulator 188 may regulate theprocessor 102 core operating voltage. Thestep logic 182 receives a desired endperformance state input 190 informing thestep logic 182 of a desired end performance state for theprocessor 102. Thestep logic 182 may use the desired endperformance state input 190 to determine how to perform intermediate steps for voltage and/or frequency between defined performance states. Thestep logic 182 also receives an enable sub state transition input informing thestep logic 182 if sub state transitions are available for theprocessor 102. Thestep logic 182 uses thevoltage identification input 184, the desired endperformance state input 190, and/or the enable sub state transitionsinput 192 to determine if and how intermediate steps should be taken in voltage and/or frequency between the performance states and communicates outputs of avoltage identification 186 and a performancestate change request 194 to thecore voltage regulator 188 and theprocessor 102 respectively. -
FIG. 6 illustrates an embodiment of a transition diagram 200 showing work potential between performance states along aprocessor 102core operating level 202. An existingperformance state Pn 204 is shown. A desired or targetperformance state P0 206 is also shown. This diagram 200 shows that one or more work potential states Pn-1 208, Pn-2 210 exist between the performance states 204, 206 along theoperating level 202. - Referring to
FIGS. 4 , 5, and 6, both of thesystems systems systems ramp 202. - In an embodiment, when transitioning up in voltage, the
system system - In an embodiment, when transitioning down in voltage, the
system - In an embodiment, when transitioning down in voltage, the
system system - In an embodiment, a hardware change from present processor architecture supports transitions to intermediate performance states during ramping of voltage between performance states that have intermediate states. This allows the processor performance to adjust as the voltage slews and gains more performance relative to the higher power dissipation due to the higher voltage. A similar situation exists on transitions from higher performance states to lower ones.
- In IHS operating systems software drivers generally perform performance state changes for the
processors 102. However, most operating systems do not change faster than about every 50 msec. A slow part of the performance state transition is the voltage slew from one value to another value. To the contrary, frequency changes may take place in a few micro seconds to a few clock cycles. Therefore, it is generally desirable to slew the voltage first and then tell the controller to change the frequency. This can be performed in reverse when transitioning to a lower performance state. In an embodiment, the transition to intermediate performance states is performed by hardware, such as shown inFIG. 5 , because the hardware can react faster than software initiated state changes and thus, improvesIHS 100 performance. It is a benefit in both desktop and mobile devices to transition to low power as soon as possible to save power. In an embodiment, an operating point may be controlled by the operating system, but during slew times, hardware may be used to ramp the system using intermediate steps following the slew/frequency level at allowable operating points. - Although illustrative embodiments have been shown and described, a wide range of modification, change and substitution is contemplated in the foregoing disclosure and in some instances, some features of the embodiments may be employed without a corresponding use of other features. Accordingly, it is appropriate that the appended claims be construed broadly and in a manner consistent with the scope of the embodiments disclosed herein.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/178,154 US9274584B2 (en) | 2008-02-05 | 2011-07-07 | Processor performance state optimization |
US13/178,111 US9304569B2 (en) | 2008-02-05 | 2011-07-07 | Processor performance state optimization |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/025,839 US7992015B2 (en) | 2008-02-05 | 2008-02-05 | Processor performance state optimization |
US13/178,154 US9274584B2 (en) | 2008-02-05 | 2011-07-07 | Processor performance state optimization |
US13/178,111 US9304569B2 (en) | 2008-02-05 | 2011-07-07 | Processor performance state optimization |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/025,839 Continuation US7992015B2 (en) | 2008-02-05 | 2008-02-05 | Processor performance state optimization |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110271124A1 true US20110271124A1 (en) | 2011-11-03 |
US9274584B2 US9274584B2 (en) | 2016-03-01 |
Family
ID=40932870
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/025,839 Active 2030-02-01 US7992015B2 (en) | 2008-02-05 | 2008-02-05 | Processor performance state optimization |
US13/178,154 Active 2030-07-10 US9274584B2 (en) | 2008-02-05 | 2011-07-07 | Processor performance state optimization |
US13/178,111 Active 2030-06-25 US9304569B2 (en) | 2008-02-05 | 2011-07-07 | Processor performance state optimization |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/025,839 Active 2030-02-01 US7992015B2 (en) | 2008-02-05 | 2008-02-05 | Processor performance state optimization |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/178,111 Active 2030-06-25 US9304569B2 (en) | 2008-02-05 | 2011-07-07 | Processor performance state optimization |
Country Status (1)
Country | Link |
---|---|
US (3) | US7992015B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180365066A1 (en) * | 2016-05-31 | 2018-12-20 | Guangdong Oppo Mobile Telecommunications Corp., Ltd. | Method and Apparatus for Allocating Computing Resources of Processor, and Terminal |
US11493970B2 (en) * | 2020-10-30 | 2022-11-08 | Qualcomm Incorporated | Two-stage dynamic power supply voltage adjustment |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8321705B2 (en) * | 2009-10-13 | 2012-11-27 | Advanced Micro Devices, Inc. | Dynamic table look-up based voltage regulator control |
US9323300B2 (en) * | 2012-11-27 | 2016-04-26 | International Business Machines Corporation | Computing system voltage control |
US9218044B2 (en) * | 2012-11-27 | 2015-12-22 | International Business Machines Corporation | Computing system frequency target monitor |
US9575542B2 (en) * | 2013-01-31 | 2017-02-21 | Hewlett Packard Enterprise Development Lp | Computer power management |
US9671853B2 (en) * | 2014-09-12 | 2017-06-06 | Intel Corporation | Processor operating by selecting smaller of requested frequency and an energy performance gain (EPG) frequency |
US10146286B2 (en) * | 2016-01-14 | 2018-12-04 | Intel Corporation | Dynamically updating a power management policy of a processor |
EP3472702A1 (en) * | 2016-06-17 | 2019-04-24 | Projoule GmbH | Apparatus and method for coordinating a configuration of a microcontroller system |
US10423206B2 (en) * | 2016-08-31 | 2019-09-24 | Intel Corporation | Processor to pre-empt voltage ramps for exit latency reductions |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5778237A (en) * | 1995-01-10 | 1998-07-07 | Hitachi, Ltd. | Data processor and single-chip microcomputer with changing clock frequency and operating voltage |
US6118306A (en) * | 1998-12-03 | 2000-09-12 | Intel Corporation | Changing clock frequency |
US20040139361A1 (en) * | 2003-01-13 | 2004-07-15 | Arm Limited | Data processing performance control |
US6766460B1 (en) * | 2000-08-23 | 2004-07-20 | Koninklijke Philips Electronics N.V. | System and method for power management in a Java accelerator environment |
US7788508B1 (en) * | 2005-05-26 | 2010-08-31 | National Semiconductor Corporation | System and method for rapidly increasing a rising slew rate of an adjustable supply voltage in adaptive voltage scaling |
US8051320B2 (en) * | 2007-12-12 | 2011-11-01 | Mips Technologies, Inc. | Clock ratio controller for dynamic voltage and frequency scaled digital systems, and applications thereof |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5632038A (en) * | 1994-02-22 | 1997-05-20 | Dell Usa, L.P. | Secondary cache system for portable computer |
JP3385811B2 (en) * | 1994-07-20 | 2003-03-10 | セイコーエプソン株式会社 | Semiconductor device, microcomputer and electronic equipment |
US6795927B1 (en) * | 2001-05-01 | 2004-09-21 | Advanced Micro Devices, Inc. | Power state resynchronization |
US6938176B1 (en) * | 2001-10-05 | 2005-08-30 | Nvidia Corporation | Method and apparatus for power management of graphics processors and subsystems that allow the subsystems to respond to accesses when subsystems are idle |
US7032116B2 (en) * | 2001-12-21 | 2006-04-18 | Intel Corporation | Thermal management for computer systems running legacy or thermal management operating systems |
US7281140B2 (en) * | 2001-12-28 | 2007-10-09 | Intel Corporation | Digital throttle for multiple operating points |
US7219241B2 (en) * | 2002-11-30 | 2007-05-15 | Intel Corporation | Method for managing virtual and actual performance states of logical processors in a multithreaded processor using system management mode |
US7337334B2 (en) * | 2003-02-14 | 2008-02-26 | International Business Machines Corporation | Network processor power management |
KR20040084832A (en) * | 2003-03-26 | 2004-10-06 | 마츠시타 덴끼 산교 가부시키가이샤 | Information processing apparatus, electronic device, method for controlling a clock of the information processing apparatus, program for controlling a clock, and program product for the same |
US7240223B2 (en) * | 2003-05-07 | 2007-07-03 | Apple Inc. | Method and apparatus for dynamic power management in a processor system |
US7174469B2 (en) * | 2003-09-30 | 2007-02-06 | International Business Machines Corporation | Processor power and energy management |
US7752470B2 (en) * | 2003-12-03 | 2010-07-06 | International Business Machines Corporation | Method and system for power management including device controller-based device use evaluation and power-state control |
US7197652B2 (en) * | 2003-12-22 | 2007-03-27 | International Business Machines Corporation | Method and system for energy management in a simultaneous multi-threaded (SMT) processing system including per-thread device usage monitoring |
US7281149B2 (en) * | 2004-02-24 | 2007-10-09 | Hewlett-Packard Development Company, L.P. | Systems and methods for transitioning a CPU from idle to active |
TWI283101B (en) * | 2004-08-17 | 2007-06-21 | Int Rectifier Corp | Regulator for reducing a transient voltage on a power supply output and method for reducing a voltage transient at a power supply output |
US7543161B2 (en) * | 2004-09-30 | 2009-06-02 | International Business Machines Corporation | Method and apparatus for tracking variable speed microprocessor performance caused by power management in a logically partitioned data processing system |
US7529948B2 (en) * | 2005-08-25 | 2009-05-05 | Apple Inc. | Methods and apparatuses for dynamic power estimation |
US7577860B2 (en) * | 2006-01-09 | 2009-08-18 | Microsoft Corporation | Processor specific BIOS interface for power management |
-
2008
- 2008-02-05 US US12/025,839 patent/US7992015B2/en active Active
-
2011
- 2011-07-07 US US13/178,154 patent/US9274584B2/en active Active
- 2011-07-07 US US13/178,111 patent/US9304569B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5778237A (en) * | 1995-01-10 | 1998-07-07 | Hitachi, Ltd. | Data processor and single-chip microcomputer with changing clock frequency and operating voltage |
US6118306A (en) * | 1998-12-03 | 2000-09-12 | Intel Corporation | Changing clock frequency |
US6766460B1 (en) * | 2000-08-23 | 2004-07-20 | Koninklijke Philips Electronics N.V. | System and method for power management in a Java accelerator environment |
US20040139361A1 (en) * | 2003-01-13 | 2004-07-15 | Arm Limited | Data processing performance control |
US7788508B1 (en) * | 2005-05-26 | 2010-08-31 | National Semiconductor Corporation | System and method for rapidly increasing a rising slew rate of an adjustable supply voltage in adaptive voltage scaling |
US8051320B2 (en) * | 2007-12-12 | 2011-11-01 | Mips Technologies, Inc. | Clock ratio controller for dynamic voltage and frequency scaled digital systems, and applications thereof |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180365066A1 (en) * | 2016-05-31 | 2018-12-20 | Guangdong Oppo Mobile Telecommunications Corp., Ltd. | Method and Apparatus for Allocating Computing Resources of Processor, and Terminal |
US10664318B2 (en) | 2016-05-31 | 2020-05-26 | Guangdong Oppo Mobile Telecommunications Corp., Ltd. | Method and apparatus for allocating computing resources of processor |
US10740154B2 (en) * | 2016-05-31 | 2020-08-11 | Guangdong Oppo Mobile Telecommunications Corp., Ltd. | Method and apparatus for allocating computing resources of processor based on processor load, and terminal |
US11493970B2 (en) * | 2020-10-30 | 2022-11-08 | Qualcomm Incorporated | Two-stage dynamic power supply voltage adjustment |
Also Published As
Publication number | Publication date |
---|---|
US7992015B2 (en) | 2011-08-02 |
US20110264929A1 (en) | 2011-10-27 |
US9274584B2 (en) | 2016-03-01 |
US20090198979A1 (en) | 2009-08-06 |
US9304569B2 (en) | 2016-04-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9274584B2 (en) | Processor performance state optimization | |
USRE47658E1 (en) | Heat dissipation system for computers | |
US9647543B2 (en) | Methods and systems for improving light load efficiency for power stages of multi-phase voltage regulator circuits | |
US8924758B2 (en) | Method for SOC performance and power optimization | |
US6714891B2 (en) | Method and apparatus for thermal management of a power supply to a high performance processor in a computer system | |
US7278035B2 (en) | System and method of real-time power management utilizing sideband pins that are dedicated to connect for transmitting sideband signal directly without software control | |
US8412962B2 (en) | Microprocessor with improved thermal monitoring and protection mechanism | |
US9507402B2 (en) | Monitoring transaction requests using a policy engine within a storage drive driver to change power capability and latency settings for a storage drive | |
US8327177B2 (en) | System and method for information handling system storage device power consumption management | |
US20080126815A1 (en) | System and Method for Adaptive Information Handling System Power Management | |
US8726055B2 (en) | Multi-core power management | |
US9128703B1 (en) | Processor that transitions to an idle mode when no task is scheduled to execute and further enters a quiescent doze mode or a wait mode depending on the value of a reference counter | |
US20070255972A1 (en) | Microprocessor capable of dynamically increasing its performance in response to varying operating temperature | |
US9152210B2 (en) | Method and apparatus for determining tunable parameters to use in power and performance management | |
US7770042B2 (en) | Microprocessor with improved performance during P-state transitions | |
US7257721B2 (en) | System and method of power management | |
TWI470410B (en) | Electronic system and power management method | |
US9501299B2 (en) | Minimizing performance loss on workloads that exhibit frequent core wake-up activity | |
WO2006034322A2 (en) | A method and apparatus for controlling power consumption in an integrated circuit | |
EP2959356A1 (en) | System and method for temperature driven selection of voltage modes in a portable computing device | |
US6966007B2 (en) | Performance control method for a computer | |
US10497369B2 (en) | Method and system for power savings in voice control of a computing device | |
US7272731B2 (en) | Information handling system having reduced power consumption | |
US11894772B2 (en) | Method for providing dynamic voltage regulator characteristic changes | |
US20230280809A1 (en) | Method and apparatus to control power supply rails during platform low power events for enhanced usb-c user experience |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT, TE Free format text: PATENT SECURITY AGREEMENT (ABL);ASSIGNORS:DELL INC.;APPASSURE SOFTWARE, INC.;ASAP SOFTWARE EXPRESS, INC.;AND OTHERS;REEL/FRAME:031898/0001 Effective date: 20131029 Owner name: BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT, TEXAS Free format text: PATENT SECURITY AGREEMENT (ABL);ASSIGNORS:DELL INC.;APPASSURE SOFTWARE, INC.;ASAP SOFTWARE EXPRESS, INC.;AND OTHERS;REEL/FRAME:031898/0001 Effective date: 20131029 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT (TERM LOAN);ASSIGNORS:DELL INC.;APPASSURE SOFTWARE, INC.;ASAP SOFTWARE EXPRESS, INC.;AND OTHERS;REEL/FRAME:031899/0261 Effective date: 20131029 Owner name: BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS FIRST LIEN COLLATERAL AGENT, TEXAS Free format text: PATENT SECURITY AGREEMENT (NOTES);ASSIGNORS:APPASSURE SOFTWARE, INC.;ASAP SOFTWARE EXPRESS, INC.;BOOMI, INC.;AND OTHERS;REEL/FRAME:031897/0348 Effective date: 20131029 Owner name: BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS FI Free format text: PATENT SECURITY AGREEMENT (NOTES);ASSIGNORS:APPASSURE SOFTWARE, INC.;ASAP SOFTWARE EXPRESS, INC.;BOOMI, INC.;AND OTHERS;REEL/FRAME:031897/0348 Effective date: 20131029 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT (TERM LOAN);ASSIGNORS:DELL INC.;APPASSURE SOFTWARE, INC.;ASAP SOFTWARE EXPRESS, INC.;AND OTHERS;REEL/FRAME:031899/0261 Effective date: 20131029 |
|
AS | Assignment |
Owner name: DELL PRODUCTS L.P., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VERDUN, GARY JOSEPH;REEL/FRAME:035913/0165 Effective date: 20080204 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SECUREWORKS, INC., GEORGIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: DELL MARKETING L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: COMPELLANT TECHNOLOGIES, INC., MINNESOTA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: DELL USA L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: DELL PRODUCTS L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: WYSE TECHNOLOGY L.L.C., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: ASAP SOFTWARE EXPRESS, INC., ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: DELL INC., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: DELL SOFTWARE INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: CREDANT TECHNOLOGIES, INC., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: FORCE10 NETWORKS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: APPASSURE SOFTWARE, INC., VIRGINIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 Owner name: PEROT SYSTEMS CORPORATION, TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:040065/0216 Effective date: 20160907 |
|
AS | Assignment |
Owner name: DELL SOFTWARE INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: FORCE10 NETWORKS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: ASAP SOFTWARE EXPRESS, INC., ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: DELL INC., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: DELL USA L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: DELL MARKETING L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: SECUREWORKS, INC., GEORGIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: CREDANT TECHNOLOGIES, INC., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: COMPELLENT TECHNOLOGIES, INC., MINNESOTA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: PEROT SYSTEMS CORPORATION, TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: WYSE TECHNOLOGY L.L.C., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: DELL PRODUCTS L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: APPASSURE SOFTWARE, INC., VIRGINIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:040040/0001 Effective date: 20160907 Owner name: CREDANT TECHNOLOGIES, INC., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: WYSE TECHNOLOGY L.L.C., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: COMPELLENT TECHNOLOGIES, INC., MINNESOTA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: DELL USA L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: DELL INC., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: DELL SOFTWARE INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: FORCE10 NETWORKS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: SECUREWORKS, INC., GEORGIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: DELL PRODUCTS L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: DELL MARKETING L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: PEROT SYSTEMS CORPORATION, TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: ASAP SOFTWARE EXPRESS, INC., ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 Owner name: APPASSURE SOFTWARE, INC., VIRGINIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT;REEL/FRAME:040065/0618 Effective date: 20160907 |
|
AS | Assignment |
Owner name: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT, TEXAS Free format text: SECURITY AGREEMENT;ASSIGNORS:ASAP SOFTWARE EXPRESS, INC.;AVENTAIL LLC;CREDANT TECHNOLOGIES, INC.;AND OTHERS;REEL/FRAME:040136/0001 Effective date: 20160907 Owner name: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLATERAL AGENT, NORTH CAROLINA Free format text: SECURITY AGREEMENT;ASSIGNORS:ASAP SOFTWARE EXPRESS, INC.;AVENTAIL LLC;CREDANT TECHNOLOGIES, INC.;AND OTHERS;REEL/FRAME:040134/0001 Effective date: 20160907 Owner name: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH, AS COLLAT Free format text: SECURITY AGREEMENT;ASSIGNORS:ASAP SOFTWARE EXPRESS, INC.;AVENTAIL LLC;CREDANT TECHNOLOGIES, INC.;AND OTHERS;REEL/FRAME:040134/0001 Effective date: 20160907 Owner name: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., A Free format text: SECURITY AGREEMENT;ASSIGNORS:ASAP SOFTWARE EXPRESS, INC.;AVENTAIL LLC;CREDANT TECHNOLOGIES, INC.;AND OTHERS;REEL/FRAME:040136/0001 Effective date: 20160907 |
|
AS | Assignment |
Owner name: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., T Free format text: SECURITY AGREEMENT;ASSIGNORS:CREDANT TECHNOLOGIES, INC.;DELL INTERNATIONAL L.L.C.;DELL MARKETING L.P.;AND OTHERS;REEL/FRAME:049452/0223 Effective date: 20190320 Owner name: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., TEXAS Free format text: SECURITY AGREEMENT;ASSIGNORS:CREDANT TECHNOLOGIES, INC.;DELL INTERNATIONAL L.L.C.;DELL MARKETING L.P.;AND OTHERS;REEL/FRAME:049452/0223 Effective date: 20190320 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., TEXAS Free format text: SECURITY AGREEMENT;ASSIGNORS:CREDANT TECHNOLOGIES INC.;DELL INTERNATIONAL L.L.C.;DELL MARKETING L.P.;AND OTHERS;REEL/FRAME:053546/0001 Effective date: 20200409 |
|
AS | Assignment |
Owner name: WYSE TECHNOLOGY L.L.C., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: SCALEIO LLC, MASSACHUSETTS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: MOZY, INC., WASHINGTON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: MAGINATICS LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: FORCE10 NETWORKS, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: EMC IP HOLDING COMPANY LLC, TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: EMC CORPORATION, MASSACHUSETTS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: DELL SYSTEMS CORPORATION, TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: DELL SOFTWARE INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: DELL PRODUCTS L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: DELL MARKETING L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: DELL INTERNATIONAL, L.L.C., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: DELL USA L.P., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: CREDANT TECHNOLOGIES, INC., TEXAS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: AVENTAIL LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 Owner name: ASAP SOFTWARE EXPRESS, INC., ILLINOIS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH;REEL/FRAME:058216/0001 Effective date: 20211101 |
|
AS | Assignment |
Owner name: SCALEIO LLC, MASSACHUSETTS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040136/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061324/0001 Effective date: 20220329 Owner name: EMC IP HOLDING COMPANY LLC (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO MOZY, INC.), TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040136/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061324/0001 Effective date: 20220329 Owner name: EMC CORPORATION (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO MAGINATICS LLC), MASSACHUSETTS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040136/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061324/0001 Effective date: 20220329 Owner name: DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.), TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040136/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061324/0001 Effective date: 20220329 Owner name: DELL PRODUCTS L.P., TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040136/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061324/0001 Effective date: 20220329 Owner name: DELL INTERNATIONAL L.L.C., TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040136/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061324/0001 Effective date: 20220329 Owner name: DELL USA L.P., TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040136/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061324/0001 Effective date: 20220329 Owner name: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.), TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040136/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061324/0001 Effective date: 20220329 Owner name: DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO ASAP SOFTWARE EXPRESS, INC.), TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (040136/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061324/0001 Effective date: 20220329 |
|
AS | Assignment |
Owner name: SCALEIO LLC, MASSACHUSETTS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (045455/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061753/0001 Effective date: 20220329 Owner name: EMC IP HOLDING COMPANY LLC (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO MOZY, INC.), TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (045455/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061753/0001 Effective date: 20220329 Owner name: EMC CORPORATION (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO MAGINATICS LLC), MASSACHUSETTS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (045455/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061753/0001 Effective date: 20220329 Owner name: DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.), TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (045455/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061753/0001 Effective date: 20220329 Owner name: DELL PRODUCTS L.P., TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (045455/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061753/0001 Effective date: 20220329 Owner name: DELL INTERNATIONAL L.L.C., TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (045455/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061753/0001 Effective date: 20220329 Owner name: DELL USA L.P., TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (045455/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061753/0001 Effective date: 20220329 Owner name: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.), TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (045455/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061753/0001 Effective date: 20220329 Owner name: DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO ASAP SOFTWARE EXPRESS, INC.), TEXAS Free format text: RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (045455/0001);ASSIGNOR:THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT;REEL/FRAME:061753/0001 Effective date: 20220329 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |