US7665058B2 - Customizable development and demonstration platform for structured ASICs - Google Patents

Customizable development and demonstration platform for structured ASICs Download PDF

Info

Publication number
US7665058B2
US7665058B2 US11/724,663 US72466307A US7665058B2 US 7665058 B2 US7665058 B2 US 7665058B2 US 72466307 A US72466307 A US 72466307A US 7665058 B2 US7665058 B2 US 7665058B2
Authority
US
United States
Prior art keywords
platform
fpga
ports
high speed
structured asic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/724,663
Other versions
US20070162886A1 (en
Inventor
Danny Vogel
Carl Shaw
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bell Semiconductor LLC
Original Assignee
LSI Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LSI Corp filed Critical LSI Corp
Priority to US11/724,663 priority Critical patent/US7665058B2/en
Publication of US20070162886A1 publication Critical patent/US20070162886A1/en
Assigned to LSI CORPORATION reassignment LSI CORPORATION MERGER (SEE DOCUMENT FOR DETAILS). Assignors: LSI SUBSIDIARY CORP.
Assigned to LSI CORPORATION reassignment LSI CORPORATION MERGER (SEE DOCUMENT FOR DETAILS). Assignors: LSI LOGIC CORPORATION
Application granted granted Critical
Publication of US7665058B2 publication Critical patent/US7665058B2/en
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AGERE SYSTEMS LLC, LSI CORPORATION
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LSI CORPORATION
Assigned to AGERE SYSTEMS LLC, LSI CORPORATION reassignment AGERE SYSTEMS LLC TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Assignors: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Assigned to BELL SEMICONDUCTOR, LLC reassignment BELL SEMICONDUCTOR, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., BROADCOM CORPORATION
Assigned to CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERAL AGENT reassignment CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BELL NORTHERN RESEARCH, LLC, BELL SEMICONDUCTOR, LLC, HILCO PATENT ACQUISITION 56, LLC
Assigned to HILCO PATENT ACQUISITION 56, LLC, BELL SEMICONDUCTOR, LLC, BELL NORTHERN RESEARCH, LLC reassignment HILCO PATENT ACQUISITION 56, LLC RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: CORTLAND CAPITAL MARKET SERVICES LLC
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2115/00—Details relating to the type of the circuit
    • G06F2115/06—Structured ASICs

Definitions

  • the present invention relates generally to integrated circuits, and particularly to a customizable development and demonstration platform for structured ASICs.
  • a structured ASIC application specific integrated circuit
  • memory includes one or more of the following elements: (1) memory; (2) a customizable array of transistors; (3) an IP (intellectual property) block; (4) a processor, e.g., an ESP (embedded standard product); (5) an embedded programmable logic block; and (6) interconnect.
  • ESP embedded standard product
  • RapidChipTM developed by LSI Logic Corp. is an example of a structured ASIC.
  • Structured ASIC based IC design is a powerful concept for coping with the increased pressure on time-to-market, design and manufacturing costs.
  • the basic idea behind structured ASIC based IC design is to avoid designing a chip from scratch. Some portion of the chip's architecture is predefined for a specific type of application. Through extensive design reuse, the structured ASIC based IC design may provide faster time-to-market and reduce design cost.
  • a prefabrication step a slice is built on a wafer.
  • a slice is a pre-manufactured chip in which all silicon layers have been built, leaving the top metal layers to be completed with the customer's unique IP.
  • RapidSliceTM developed by LSI Logic Corp. is an example of a slice.
  • One or more slices may be built on a single wafer. It is understood that a slice may include one or more bottom metal layers or may include no metal layers at all.
  • the diffusion processes and the early-metal steps are carried out in a wafer fab. That is, the base characteristics, in terms of the IP, the processors, the memory, the interconnect, the programmable logic and the customizable transistor array, are all laid down and prediffused, and the early-metal components of the stack are manufactured. However, a slice is still fully decoupled because the customer has not yet introduced the function into the slice.
  • metal layers or late-metal components are laid down, which couple the elements that make up the slice built in the wafer fab, and the customizable transistor array is configured and given its characteristic function.
  • a demonstration and development platform may involve the following methods: (1) software simulation (However, such a method may be custom developed per project and tends to execute very slowly. Moreover, there is no proof of actual hardware); (2) board based solutions using standard products (Such a method may prove out designs at or near speed. However, the board is seldom based on final hardware and often does not show the platform itself or its IP. Moreover, each board may be custom developed); and (3) standard product based upon a RapidSliceTM (This method may show the RapidSliceTM technology, but may not be adaptable to customer's proof of concept, development, or demonstration).
  • a customizable development and demonstration platform which may permit flexible use for a variety of development and demonstration needs, and may allow fast execution compared to software simulation and low cost compared to multiple custom developments.
  • Such a platform may use the same technology and IP as used in the final, custom device and may have demo applications software readily available at relatively low cost and engineering effort.
  • a customizable development and demonstration platform for structured ASICs may include a structured ASIC which is built on a slice and which may be flexible enough for a number of possible application developments.
  • a structured ASIC may be a RapidChipTM
  • a slice may be a RapidSliceTM.
  • This flexibility may be achieved by incorporating a programmable processor in the structured ASIC and by defining interfaces and the use of an external Field Programmable Gate Array (FPGA) in the present platform.
  • the structured ASIC may include a complete ARM processor subsystem and a plurality of high speed SERDES (serializer-deserializer) ports.
  • SERDES serializer-deserializer
  • the processor subsystem may include a bus interface to the external FPGA, allowing custom gate development and test in the FPGA, prior to incorporating it into the customer product.
  • the number of the plurality of high speed SERDES ports 106 may be eight.
  • the eight high speed SERDES ports may be used as follows: 1 port is driven by test circuitry or test block to more readily run signal integrity tests, 4 ports are pinned out to be driven by the external FPGA, 1 port may be connected to a DMA (Direct Memory Access) device allowing flexible pattern transmission, and the remaining ports are not utilized.
  • the test block may be used to show the electrical characteristics of the SERDES IP (intellectual property).
  • the 4 SERDES ports may be driven from a link layer realized in the FPGA.
  • This may allow the same chip and board to implement SATA (serial advanced technology attachment), GigE (Gigabit Ethernet), XAUI (10 Gigabit Attachment Unit Interface), XGXS (10 Gigabit Ethernet Extended Sublayer), Fibre Channel, and the like by changing the programming of the FPGA on the board (with far less expense than separate chip/board developments, while retaining the use of the IP to be used in the final design).
  • SATA serial advanced technology attachment
  • GigE Gigabit Ethernet
  • XAUI Gigabit Attachment Unit Interface
  • XGXS Gigabit Ethernet Extended Sublayer
  • Fibre Channel Fibre Channel
  • FIG. 1 shows a schematic block diagram illustrating an exemplary RapidChipTM in accordance with an exemplary embodiment of the present invention
  • FIG. 2 shows an exemplary RapidChipTM including an ARM926 processor subsystem in accordance with an exemplary embodiment of the present invention
  • FIG. 3 shows an exemplary demo board based on a RapidSliceTM 1840 and an ARM926 processor subsystem in accordance with an exemplary embodiment of the present invention
  • FIG. 4 shows the demo board shown in FIG. 3 , where the ARM926 processor subsystem is shown in further detail in accordance with an exemplary embodiment of the present invention.
  • FIG. 1 a schematic block diagram illustrating an exemplary RapidChipTM 100 in accordance with an exemplary embodiment of the present invention is shown.
  • the RapidChipTM 100 may be part of a customizable development and demonstration platform (e.g., a demo board, and the like) in accordance with the present invention. It is understood that other structured ASICs may be used in the present invention without departing from the scope and spirit of the present invention.
  • the RapidChipTM 100 may be built on a RapidSliceTM 102 and may be flexible enough for a number of possible application developments.
  • the RapidChipTM 100 may include a complete ARM processor subsystem 104 and a plurality of high speed SERDES (serializer-deserializer) ports 106 .
  • the processor subsystem 104 may include a bus interface (not shown) to the external FPGA, allowing custom gate development and test in the FPGA, prior to incorporating it into the customer product.
  • the number of the plurality of high speed SERDES ports 106 is eight.
  • the eight high speed SERDES ports may be used as follows: 1 port is driven by test circuitry or test block to more readily run signal integrity tests, 4 ports are pinned out to be driven by the external FPGA, 1 port may be connected to a DMA (Direct Memory Access) device allowing flexible pattern transmission, and the remaining ports are not utilized.
  • the test block may be used to show the electrical characteristics of the SERDES IP (intellectual property).
  • the 4 SERDES ports may be driven from a link layer realized in the FPGA.
  • This may allow the same chip and board to implement SATA (serial advanced technology attachment), GigE (Gigabit Ethernet), XAUI (10 Gigabit Attachment Unit Interface), XGXS (10 Gigabit Ethernet Extended Sublayer), Fibre Channel, and the like by changing the programming of the FPGA on the board (with far less expense than separate chip/board developments, while retaining the use of the IP to be used in the final design).
  • SATA serial advanced technology attachment
  • GigE Gigabit Ethernet
  • XAUI Gigabit Attachment Unit Interface
  • XGXS Gigabit Ethernet Extended Sublayer
  • Fibre Channel Fibre Channel
  • RTOS real-time operating system
  • router applications may exist, which may be readily ported to the present platform for demonstration use.
  • no FPGA may be included in the present platform.
  • the present platform may be a pure router/switch demonstration vehicle. The customer may start with switch application software and modify it to implement a customer switch, load balancer, firewall, and the like.
  • the FPGA in the present platform may be used to implement a PCI Express interface connected to the SERDES ports 106 on the RapidChipTM 100 to develop a PCI Express endpoint vehicle.
  • SATA, XAUI, GigE, and the like may be implemented instead of PCI Express.
  • the FPGA in the present platform may be used to implement special function customer logic to prove a concept.
  • An example might be encryption co-processor logic in the FPGA to secure communications between the Ethernet Ports on the customer ASIC.
  • the co-processor logic may be tested in the FPGA and the complete system prototyped on the present platform.
  • FIG. 2 shows an exemplary RapidChipTM 200 built on an ARM926 processor subsystem in accordance with an exemplary embodiment of the present invention.
  • the RapidChipTM 200 may be included in the present platform in accordance with an exemplary embodiment of the present invention.
  • the RapidChipTM 200 may include an ARM 926 Coreware subsystem 202 , a plurality of SERDES ports 204 such as GigaBlaze (GB) ports and the like, and a test block 206 .
  • the test block 206 may be used to show the electrical characteristics of the SERDES IP.
  • FIG. 3 shows an exemplary demo board 300 based on a RapidSliceTM 1840 and an ARM926 processor subsystem in accordance with an exemplary embodiment of the present invention
  • FIG. 4 shows the demo board 300 shown in FIG. 3 , where the ARM926 processor subsystem is shown in further detail in accordance with an exemplary embodiment of the present invention
  • the demo board 300 is a customizable development and demonstration platform for structured ASICs in accordance with an exemplary embodiment of the present invention.
  • the platform 300 may include a RapidChipTM 302 communicatively coupled to a FPGA 304 .
  • RapidChipTM 302 may be the RapidChipTM 100 shown in FIG. 1 , RapidChipTM 200 shown in FIG. 2 , or the like.
  • a test block 306 in the RapidChipTM 302 may be communicatively coupled to SERDES ports 308 such as GigaBlaze ports and the like to show the electrical characteristics of the SERDES IP. Some of the SERDES ports in the RapidChipTM 302 may be driven from a link layer realized in the FPGA 304 .
  • FIGS. 2 , 3 , and 4 show an ARM926 processor subsystem and/or a RapidSliceTM 1840, other programmable processor systems and/or other RapidSliceTM and/or other slices may be included in the present platform without departing from the scope and spirit of the present invention.
  • the present platform may have the following advantages.
  • the present platform may permit flexible use for a variety of developments and demonstration needs (e.g., multiple interfaces, multiple applications, expandable to co-processor architectures via FPGA, and the like).
  • the present platform may have fast execution compared to software simulation.
  • the technology and IP used in the present platform may be the same as the final, custom device, thus both may work the same way (or very close as compared to simulation and standard product platforms).
  • the present platform may have low cost compared to multiple custom developments. Additionally, demo applications software may be readily available (relatively) at low cost (engineering effort) for the present platform.

Abstract

The present invention is directed to a customizable development and demonstration platform for structured ASICs. In an exemplary aspect of the present invention, the present platform may include a structured ASIC which is built on a slice and which may be flexible enough for a number of possible application developments. This flexibility may be achieved by incorporating a programmable processor in the structured ASIC and by defining interfaces and the use of an external FPGA in the present platform. The structured ASIC may include a complete ARM processor subsystem and a plurality of high speed SERDES ports. The processor subsystem may include a bus interface to the external FPGA, allowing custom gate development and test in the FPGA, prior to incorporating it into the customer product. Through the SERDES ports, the test block may be used to show the electrical characteristics of the SERDES IP. In addition, some SERDES ports may be driven from a link layer realized in the FPGA. This may allow the same chip and board to implement SATA (serial advanced technology attachment), GigE, XAUI, XGXS, Fiber Channel, and the like by changing the programming of the FPGA on the board.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
The present application is a divisional application of U.S. patent application Ser. No. 10/725,638 filed on Dec. 2, 2003, now U.S. Pat. No. 7,213,224. U.S. patent application Ser. No. 10/725,638 is hereby incorporated by reference in its entirety.
FIELD OF THE INVENTION
The present invention relates generally to integrated circuits, and particularly to a customizable development and demonstration platform for structured ASICs.
BACKGROUND OF THE INVENTION
A structured ASIC (application specific integrated circuit) is a large-scale, high-complexity semiconductor device that includes one or more of the following elements: (1) memory; (2) a customizable array of transistors; (3) an IP (intellectual property) block; (4) a processor, e.g., an ESP (embedded standard product); (5) an embedded programmable logic block; and (6) interconnect. RapidChip™ developed by LSI Logic Corp. is an example of a structured ASIC.
Structured ASIC based IC design is a powerful concept for coping with the increased pressure on time-to-market, design and manufacturing costs. The basic idea behind structured ASIC based IC design is to avoid designing a chip from scratch. Some portion of the chip's architecture is predefined for a specific type of application. Through extensive design reuse, the structured ASIC based IC design may provide faster time-to-market and reduce design cost.
Under a structured ASIC approach, there may exist two distinct steps entailed in creating a final end-user product: a prefabrication step and a customization step. In a prefabrication step, a slice is built on a wafer. A slice is a pre-manufactured chip in which all silicon layers have been built, leaving the top metal layers to be completed with the customer's unique IP. For example, RapidSlice™ developed by LSI Logic Corp. is an example of a slice. One or more slices may be built on a single wafer. It is understood that a slice may include one or more bottom metal layers or may include no metal layers at all. In a preferred embodiment of the prefabrication step, the diffusion processes and the early-metal steps are carried out in a wafer fab. That is, the base characteristics, in terms of the IP, the processors, the memory, the interconnect, the programmable logic and the customizable transistor array, are all laid down and prediffused, and the early-metal components of the stack are manufactured. However, a slice is still fully decoupled because the customer has not yet introduced the function into the slice. In a customization step, metal layers (or late-metal components) are laid down, which couple the elements that make up the slice built in the wafer fab, and the customizable transistor array is configured and given its characteristic function.
Development of a structured ASIC often creates a need not only for a demonstration platform but also for a development and proof of concept platform. Because the variation in customer requirements may be significant, particularly in the software requirements and in the type and quantity of interfaces that require support, the cost in dollars and time of the platform should be minimized for marketability. Conventionally, a demonstration and development platform may involve the following methods: (1) software simulation (However, such a method may be custom developed per project and tends to execute very slowly. Moreover, there is no proof of actual hardware); (2) board based solutions using standard products (Such a method may prove out designs at or near speed. However, the board is seldom based on final hardware and often does not show the platform itself or its IP. Moreover, each board may be custom developed); and (3) standard product based upon a RapidSlice™ (This method may show the RapidSlice™ technology, but may not be adaptable to customer's proof of concept, development, or demonstration).
Thus, it would be desirable to provide a customizable development and demonstration platform, which may permit flexible use for a variety of development and demonstration needs, and may allow fast execution compared to software simulation and low cost compared to multiple custom developments. Such a platform may use the same technology and IP as used in the final, custom device and may have demo applications software readily available at relatively low cost and engineering effort.
SUMMARY OF THE INVENTION
Accordingly, the present invention is directed to a customizable development and demonstration platform for structured ASICs. In an exemplary aspect of the present invention, a customizable development and demonstration platform for structured ASICs may include a structured ASIC which is built on a slice and which may be flexible enough for a number of possible application developments. For example, a structured ASIC may be a RapidChip™, and a slice may be a RapidSlice™. This flexibility may be achieved by incorporating a programmable processor in the structured ASIC and by defining interfaces and the use of an external Field Programmable Gate Array (FPGA) in the present platform. The structured ASIC may include a complete ARM processor subsystem and a plurality of high speed SERDES (serializer-deserializer) ports. The processor subsystem may include a bus interface to the external FPGA, allowing custom gate development and test in the FPGA, prior to incorporating it into the customer product. The number of the plurality of high speed SERDES ports 106 may be eight. The eight high speed SERDES ports may be used as follows: 1 port is driven by test circuitry or test block to more readily run signal integrity tests, 4 ports are pinned out to be driven by the external FPGA, 1 port may be connected to a DMA (Direct Memory Access) device allowing flexible pattern transmission, and the remaining ports are not utilized. Through the SERDES ports, the test block may be used to show the electrical characteristics of the SERDES IP (intellectual property). In addition, the 4 SERDES ports may be driven from a link layer realized in the FPGA. This may allow the same chip and board to implement SATA (serial advanced technology attachment), GigE (Gigabit Ethernet), XAUI (10 Gigabit Attachment Unit Interface), XGXS (10 Gigabit Ethernet Extended Sublayer), Fibre Channel, and the like by changing the programming of the FPGA on the board (with far less expense than separate chip/board developments, while retaining the use of the IP to be used in the final design). Thus, the key electrical properties may be shown and worked with, the applications variations may be supported and modified readily at the link layer, and the software stacks and applications may be modified by the customer in software, Additional external I/Os may be supported through low speed serial interfaces (I2C, i.e., inter-IC) or 10/100 Ethernet ports on the structured ASIC.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the invention as claimed. The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate an embodiment of the invention and together with the general description, serve to explain the principles of the invention.
BRIEF DESCRIPTION OF THE DRAWINGS
The numerous advantages of the present invention may be better understood by those skilled in the art by reference to the accompanying figures in which:
FIG. 1 shows a schematic block diagram illustrating an exemplary RapidChip™ in accordance with an exemplary embodiment of the present invention;
FIG. 2 shows an exemplary RapidChip™ including an ARM926 processor subsystem in accordance with an exemplary embodiment of the present invention;
FIG. 3 shows an exemplary demo board based on a RapidSlice™ 1840 and an ARM926 processor subsystem in accordance with an exemplary embodiment of the present invention; and
FIG. 4 shows the demo board shown in FIG. 3, where the ARM926 processor subsystem is shown in further detail in accordance with an exemplary embodiment of the present invention.
 DETAILED DESCRIPTION OF THE INVENTION
Reference will now be made in detail to the presently preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings.
Referring first to FIG. 1, a schematic block diagram illustrating an exemplary RapidChip™ 100 in accordance with an exemplary embodiment of the present invention is shown. The RapidChip™ 100 may be part of a customizable development and demonstration platform (e.g., a demo board, and the like) in accordance with the present invention. It is understood that other structured ASICs may be used in the present invention without departing from the scope and spirit of the present invention. The RapidChip™ 100 may be built on a RapidSlice™ 102 and may be flexible enough for a number of possible application developments. This flexibility may be achieved by incorporating a programmable processor in the RapidChip™ 100 and by defining interfaces and the use of an external Field Programmable Gate Array (FPGA) (not shown) in the present platform. The RapidChip™ 100 may include a complete ARM processor subsystem 104 and a plurality of high speed SERDES (serializer-deserializer) ports 106. The processor subsystem 104 may include a bus interface (not shown) to the external FPGA, allowing custom gate development and test in the FPGA, prior to incorporating it into the customer product. In a preferred embodiment, the number of the plurality of high speed SERDES ports 106 is eight. The eight high speed SERDES ports may be used as follows: 1 port is driven by test circuitry or test block to more readily run signal integrity tests, 4 ports are pinned out to be driven by the external FPGA, 1 port may be connected to a DMA (Direct Memory Access) device allowing flexible pattern transmission, and the remaining ports are not utilized. Through the SERDES ports 106, the test block may be used to show the electrical characteristics of the SERDES IP (intellectual property). In addition, the 4 SERDES ports may be driven from a link layer realized in the FPGA. This may allow the same chip and board to implement SATA (serial advanced technology attachment), GigE (Gigabit Ethernet), XAUI (10 Gigabit Attachment Unit Interface), XGXS (10 Gigabit Ethernet Extended Sublayer), Fibre Channel, and the like by changing the programming of the FPGA on the board (with far less expense than separate chip/board developments, while retaining the use of the IP to be used in the final design). Thus, the key electrical properties may be shown and worked with, the applications variations may be supported and modified readily at the link layer, and the software stacks and applications may be modified by the customer in software, Additional external I/Os may be supported through low speed serial interfaces (I2C, i.e., inter-IC) or 10/100 Ethernet ports on the RapidChip™ 100.
It is understood that from a demonstration vehicle perspective, the distribution software in the form of open source RTOS (real-time operating system) and router applications may exist, which may be readily ported to the present platform for demonstration use.
In an additional embodiment, no FPGA may be included in the present platform. Thus, the present platform may be a pure router/switch demonstration vehicle. The customer may start with switch application software and modify it to implement a customer switch, load balancer, firewall, and the like.
In another embodiment, the FPGA in the present platform may be used to implement a PCI Express interface connected to the SERDES ports 106 on the RapidChip™ 100 to develop a PCI Express endpoint vehicle. Similarly, SATA, XAUI, GigE, and the like may be implemented instead of PCI Express.
In a further embodiment, the FPGA in the present platform may be used to implement special function customer logic to prove a concept. An example might be encryption co-processor logic in the FPGA to secure communications between the Ethernet Ports on the customer ASIC. The co-processor logic may be tested in the FPGA and the complete system prototyped on the present platform.
FIG. 2 shows an exemplary RapidChip™ 200 built on an ARM926 processor subsystem in accordance with an exemplary embodiment of the present invention. The RapidChip™ 200 may be included in the present platform in accordance with an exemplary embodiment of the present invention. As shown, the RapidChip™ 200 may include an ARM 926 Coreware subsystem 202, a plurality of SERDES ports 204 such as GigaBlaze (GB) ports and the like, and a test block 206. Through the SERDES ports 204, the test block 206 may be used to show the electrical characteristics of the SERDES IP.
FIG. 3 shows an exemplary demo board 300 based on a RapidSlice™ 1840 and an ARM926 processor subsystem in accordance with an exemplary embodiment of the present invention, and FIG. 4 shows the demo board 300 shown in FIG. 3, where the ARM926 processor subsystem is shown in further detail in accordance with an exemplary embodiment of the present invention. The demo board 300 is a customizable development and demonstration platform for structured ASICs in accordance with an exemplary embodiment of the present invention. As shown, the platform 300 may include a RapidChip™ 302 communicatively coupled to a FPGA 304. RapidChip™ 302 may be the RapidChip™ 100 shown in FIG. 1, RapidChip™ 200 shown in FIG. 2, or the like. A test block 306 in the RapidChip™ 302 may be communicatively coupled to SERDES ports 308 such as GigaBlaze ports and the like to show the electrical characteristics of the SERDES IP. Some of the SERDES ports in the RapidChip™ 302 may be driven from a link layer realized in the FPGA 304.
It is understood that even though FIGS. 2, 3, and 4 show an ARM926 processor subsystem and/or a RapidSlice™ 1840, other programmable processor systems and/or other RapidSlice™ and/or other slices may be included in the present platform without departing from the scope and spirit of the present invention.
The present platform may have the following advantages. First, the present platform may permit flexible use for a variety of developments and demonstration needs (e.g., multiple interfaces, multiple applications, expandable to co-processor architectures via FPGA, and the like). Moreover, the present platform may have fast execution compared to software simulation. In addition, the technology and IP used in the present platform may be the same as the final, custom device, thus both may work the same way (or very close as compared to simulation and standard product platforms). Furthermore, the present platform may have low cost compared to multiple custom developments. Additionally, demo applications software may be readily available (relatively) at low cost (engineering effort) for the present platform.
It is believed that the present invention and many of its attendant advantages will be understood by the foregoing description. It is also believed that it will be apparent that various changes may be made in the form, construction and arrangement of the components thereof without departing from the scope and spirit of the invention or without sacrificing all of its material advantages. The form herein before described being merely an explanatory embodiment thereof, it is the intention of the following claims to encompass and include such changes.

Claims (12)

1. A customizable development and demonstration platform for structured ASICs, comprising:
a structured ASIC built on a slice, including a programmable processor and a plurality of high speed SERDES ports; and
a FPGA communicatively coupled to said structured ASIC;
wherein one of said plurality of high speed SERDES ports is driven by a test block in said structured ASIC to run signal integrity tests and when said platform is for demonstration use, distribution software in the form of open source RTOS and router applications are ported to said platform.
2. The platform of claim 1, wherein at least one of said a plurality of high speed SERDES port is pinned out to be driven by said FPGA.
3. The platform of claim 2, wherein said at least one of said a plurality of high speed SERDES port is driven from a link layer realized in said FPGA.
4. The platform of claim 3, wherein said platform implements at least one of SATA, GigE, XAUI, XGXS, and Fibre Channel.
5. The platform of claim 1, wherein the number of said a plurality of high speed SERDES ports is eight.
6. The platform of claim 1, wherein said a plurality of high speed SERDES ports are GigaBlaze ports.
7. The platform of claim 1, wherein a second port of said a plurality of high speed SERDES ports is connected to a direct memory device in said structured ASIC for allowing flexible pattern transmission.
8. The platform of claim 1, wherein said FPGA is used to implement a PCI Express interface to develop a PCI Express endpoint vehicle.
9. The platform of claim 1, wherein said programmable processor is an ARM processor.
10. The platform of claim 1, wherein said structured ASIC further comprises at least one of low speed serial interface and 10/100 Ethernet port, through which external I/Os are supported.
11. The platform of claim 1, wherein said test block is used to show electrical characteristics of intellectual property of said a plurality of high speed SERDES ports.
12. The platform of claim 1, wherein said structured ASIC is a RapidChip™ and said slice is a RapidSlice™.
US11/724,663 2003-12-02 2007-03-15 Customizable development and demonstration platform for structured ASICs Active 2024-12-29 US7665058B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/724,663 US7665058B2 (en) 2003-12-02 2007-03-15 Customizable development and demonstration platform for structured ASICs

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/725,638 US7213224B2 (en) 2003-12-02 2003-12-02 Customizable development and demonstration platform for structured ASICs
US11/724,663 US7665058B2 (en) 2003-12-02 2007-03-15 Customizable development and demonstration platform for structured ASICs

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/725,638 Division US7213224B2 (en) 2003-12-02 2003-12-02 Customizable development and demonstration platform for structured ASICs

Publications (2)

Publication Number Publication Date
US20070162886A1 US20070162886A1 (en) 2007-07-12
US7665058B2 true US7665058B2 (en) 2010-02-16

Family

ID=34837718

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/725,638 Active 2025-10-25 US7213224B2 (en) 2003-12-02 2003-12-02 Customizable development and demonstration platform for structured ASICs
US11/724,663 Active 2024-12-29 US7665058B2 (en) 2003-12-02 2007-03-15 Customizable development and demonstration platform for structured ASICs

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/725,638 Active 2025-10-25 US7213224B2 (en) 2003-12-02 2003-12-02 Customizable development and demonstration platform for structured ASICs

Country Status (1)

Country Link
US (2) US7213224B2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080270343A1 (en) * 2007-04-27 2008-10-30 Stephen Andrew Brodsky Processing database queries embedded in application source code from within integrated development environment tool
US20080270980A1 (en) * 2007-04-27 2008-10-30 Azadeh Ahadian Rapid application development for database-aware applications
US20080270989A1 (en) * 2007-04-27 2008-10-30 Azadeh Ahadian Detecting and displaying errors in database statements within integrated development environment tool
US20080270983A1 (en) * 2007-04-27 2008-10-30 Azadeh Ahadian Database connectivity and database model integration within integrated development environment tool
US20080320441A1 (en) * 2007-06-23 2008-12-25 Azadeh Ahadian Extensible rapid application development for disparate data sources
CN103593315A (en) * 2013-11-20 2014-02-19 中国船舶重工集团公司第七二四研究所 Direct multi-hard-disk high-speed parallel reading and writing method based on FPGA
CN104331282A (en) * 2014-10-28 2015-02-04 电子科技大学 Reconfigurable comprehensive development and test system of wireless product
CN106528486A (en) * 2016-11-09 2017-03-22 湖南戈人自动化科技有限公司 Method for exchanging serial port data

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7444454B2 (en) * 2004-05-11 2008-10-28 L-3 Communications Integrated Systems L.P. Systems and methods for interconnection of multiple FPGA devices
US7921323B2 (en) * 2004-05-11 2011-04-05 L-3 Communications Integrated Systems, L.P. Reconfigurable communications infrastructure for ASIC networks
US7492759B2 (en) * 2004-11-23 2009-02-17 Inventec Corporation Internally-integrated type computer network switching unit
US20080270818A1 (en) * 2005-10-11 2008-10-30 Nxp B.V. Serial Communication Interface with Low Clock Skew
US7808995B2 (en) * 2006-11-16 2010-10-05 L-3 Communications Integrated Systems L.P. Methods and systems for relaying data packets
US7702840B1 (en) * 2007-05-14 2010-04-20 Xilinx, Inc. Interface device lane configuration
TWI402671B (en) * 2008-09-05 2013-07-21 Hon Hai Prec Ind Co Ltd System and method for testing sata ports
US8368423B2 (en) * 2009-12-23 2013-02-05 L-3 Communications Integrated Systems, L.P. Heterogeneous computer architecture based on partial reconfiguration
US8397054B2 (en) * 2009-12-23 2013-03-12 L-3 Communications Integrated Systems L.P. Multi-phased computational reconfiguration
CN103534692B (en) 2011-05-17 2016-10-19 阿尔特拉公司 Hard logic in docking hybrid integrated device and the system and method for soft logic
CN102880427A (en) * 2012-08-20 2013-01-16 北京奇作电子有限公司 Field programmable gate array (FPGA)-based serial advanced technology attachment (SATA) master controller
CN103107923B (en) * 2013-02-27 2016-01-20 成都成电光信科技有限责任公司 A kind of fiber channel network data monitoring system based on system-on-chip technology and method
CN104251778A (en) * 2013-06-25 2014-12-31 成都旋极历通信息技术有限公司 High-precision data acquisition device for model plane engine
CN103475493A (en) * 2013-09-29 2013-12-25 武汉希文科技股份有限公司 Intelligent multi-internet-port network card and data processing method
CN104572390B (en) * 2015-01-23 2016-10-26 浪潮电子信息产业股份有限公司 A kind of method of testing based on domestic CPU multi-unit server computing unit of soaring
CN106598909A (en) * 2016-11-11 2017-04-26 湘潭大学 Programmable system-on-chip building method
CN108828999B (en) * 2018-06-19 2020-09-22 南京恩瑞特实业有限公司 Universal radar servo system capable of realizing 'building block type' combination
CN108733617B (en) * 2018-09-20 2020-09-18 电信科学技术第五研究所有限公司 FPGA implementation method of Fibre channel 64-bit parallel scrambling descrambler
CN111258936A (en) * 2018-12-03 2020-06-09 郑州信大捷安信息技术股份有限公司 DMA data transmission system and data transmission method
CN111753476B (en) * 2020-06-30 2021-12-24 无锡中微亿芯有限公司 FPGA-based ASIC rapid customization method
CN113254377B (en) * 2021-05-07 2023-09-08 哈尔滨工业大学 Task management computer for unmanned aerial vehicle

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6212566B1 (en) * 1996-01-26 2001-04-03 Imec Interprocess communication protocol system modem
US6347395B1 (en) * 1998-12-18 2002-02-12 Koninklijke Philips Electronics N.V. (Kpenv) Method and arrangement for rapid silicon prototyping
US6694462B1 (en) * 2000-08-09 2004-02-17 Teradyne, Inc. Capturing and evaluating high speed data streams
US20040068593A1 (en) * 2002-10-08 2004-04-08 Lsi Logic Corporation High speed OC-768 configurable link layer chip
US20040085955A1 (en) * 2002-10-31 2004-05-06 Brocade Communications Systems, Inc. Method and apparatus for encryption of data on storage units using devices inside a storage area network fabric
US20040172494A1 (en) * 2003-01-21 2004-09-02 Nextio Inc. Method and apparatus for shared I/O in a load/store fabric
US20050022155A1 (en) * 2003-07-22 2005-01-27 Lsi Logic Corporation Process and apparatus for abstracting IC design files

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060117274A1 (en) * 1998-08-31 2006-06-01 Tseng Ping-Sheng Behavior processor system and method
US7480606B2 (en) * 1998-08-31 2009-01-20 Versity Design, Inc. VCD-on-demand system and method
US20020108094A1 (en) * 2001-02-06 2002-08-08 Michael Scurry System and method for designing integrated circuits
US7088767B1 (en) * 2002-03-01 2006-08-08 Xilinx, Inc. Method and apparatus for operating a transceiver in different data rates
US6823502B2 (en) * 2002-12-31 2004-11-23 Lsi Logic Corporation Placement of configurable input/output buffer structures during design of integrated circuits
US7055113B2 (en) * 2002-12-31 2006-05-30 Lsi Logic Corporation Simplified process to design integrated circuits

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6212566B1 (en) * 1996-01-26 2001-04-03 Imec Interprocess communication protocol system modem
US6347395B1 (en) * 1998-12-18 2002-02-12 Koninklijke Philips Electronics N.V. (Kpenv) Method and arrangement for rapid silicon prototyping
US6694462B1 (en) * 2000-08-09 2004-02-17 Teradyne, Inc. Capturing and evaluating high speed data streams
US20040068593A1 (en) * 2002-10-08 2004-04-08 Lsi Logic Corporation High speed OC-768 configurable link layer chip
US20040085955A1 (en) * 2002-10-31 2004-05-06 Brocade Communications Systems, Inc. Method and apparatus for encryption of data on storage units using devices inside a storage area network fabric
US20040172494A1 (en) * 2003-01-21 2004-09-02 Nextio Inc. Method and apparatus for shared I/O in a load/store fabric
US20050022155A1 (en) * 2003-07-22 2005-01-27 Lsi Logic Corporation Process and apparatus for abstracting IC design files

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8392880B2 (en) 2007-04-27 2013-03-05 International Business Machines Corporation Rapid application development for database-aware applications
US9047337B2 (en) 2007-04-27 2015-06-02 International Business Machines Corporation Database connectivity and database model integration within integrated development environment tool
US20080270989A1 (en) * 2007-04-27 2008-10-30 Azadeh Ahadian Detecting and displaying errors in database statements within integrated development environment tool
US20080270983A1 (en) * 2007-04-27 2008-10-30 Azadeh Ahadian Database connectivity and database model integration within integrated development environment tool
US8566793B2 (en) * 2007-04-27 2013-10-22 International Business Machines Corporation Detecting and displaying errors in database statements within integrated development environment tool
US9489418B2 (en) 2007-04-27 2016-11-08 International Business Machines Corporation Processing database queries embedded in application source code from within integrated development environment tool
US20080270980A1 (en) * 2007-04-27 2008-10-30 Azadeh Ahadian Rapid application development for database-aware applications
US20080270343A1 (en) * 2007-04-27 2008-10-30 Stephen Andrew Brodsky Processing database queries embedded in application source code from within integrated development environment tool
US20080320441A1 (en) * 2007-06-23 2008-12-25 Azadeh Ahadian Extensible rapid application development for disparate data sources
US8375351B2 (en) 2007-06-23 2013-02-12 International Business Machines Corporation Extensible rapid application development for disparate data sources
CN103593315A (en) * 2013-11-20 2014-02-19 中国船舶重工集团公司第七二四研究所 Direct multi-hard-disk high-speed parallel reading and writing method based on FPGA
CN104331282A (en) * 2014-10-28 2015-02-04 电子科技大学 Reconfigurable comprehensive development and test system of wireless product
CN104331282B (en) * 2014-10-28 2017-10-31 电子科技大学 A kind of radio products restructural comprehensive exploitation test system
CN106528486A (en) * 2016-11-09 2017-03-22 湖南戈人自动化科技有限公司 Method for exchanging serial port data

Also Published As

Publication number Publication date
US7213224B2 (en) 2007-05-01
US20050183042A1 (en) 2005-08-18
US20070162886A1 (en) 2007-07-12

Similar Documents

Publication Publication Date Title
US7665058B2 (en) Customizable development and demonstration platform for structured ASICs
US6823502B2 (en) Placement of configurable input/output buffer structures during design of integrated circuits
US6686759B1 (en) Techniques for testing embedded cores in multi-core integrated circuit designs
CA2472231C (en) Integrated circuit and embedded circuitry initialization and processing
US6255845B1 (en) Efficient use of spare gates for post-silicon debug and enhancements
US7257799B2 (en) Flexible design for memory use in integrated circuits
US5481471A (en) Mixed signal integrated circuit architecture and test methodology
US6075381A (en) Programmable logic block in an integrated circuit
US7620924B2 (en) Base platforms with combined ASIC and FPGA features and process of using the same
JP2000035899A (en) Emulation module
US6601228B1 (en) Method for modifying an integrated circuit
US20070011642A1 (en) Application specific configurable logic IP
US11237757B2 (en) Data storage for accelerating functions
US6321371B1 (en) Insertion of spare logic gates into the unused spaces between individual gates in standard cell artwork
US6260175B1 (en) Method for designing an integrated circuit using predefined and preverified core modules having prebalanced clock trees
JP4730192B2 (en) Semiconductor circuit design method
US7954077B2 (en) Integrated circuit design utilizing array of functionally interchangeable dynamic logic cells
WO2000044046A1 (en) Integrated circuit and method of design thereof
US7287238B2 (en) Method and apparatus for exposing pre-diffused IP blocks in a semiconductor device for prototyping based on hardware emulation
US7283385B2 (en) RRAM communication system
US7415691B2 (en) Method and system for outputting a sequence of commands and data described by a flowchart
JP2671883B2 (en) Semiconductor integrated circuit device
US7596774B2 (en) Hard macro with configurable side input/output terminals, for a subsystem
JPH09146655A (en) Clock distributing method
CN117252135A (en) Prototype verification system of system on crystal

Legal Events

Date Code Title Description
AS Assignment

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: MERGER;ASSIGNOR:LSI SUBSIDIARY CORP.;REEL/FRAME:020548/0977

Effective date: 20070404

Owner name: LSI CORPORATION,CALIFORNIA

Free format text: MERGER;ASSIGNOR:LSI SUBSIDIARY CORP.;REEL/FRAME:020548/0977

Effective date: 20070404

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: MERGER;ASSIGNOR:LSI LOGIC CORPORATION;REEL/FRAME:023721/0051

Effective date: 20070404

Owner name: LSI CORPORATION,CALIFORNIA

Free format text: MERGER;ASSIGNOR:LSI LOGIC CORPORATION;REEL/FRAME:023721/0051

Effective date: 20070404

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031

Effective date: 20140506

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388

Effective date: 20140814

AS Assignment

Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039

Effective date: 20160201

Owner name: LSI CORPORATION, CALIFORNIA

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039

Effective date: 20160201

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001

Effective date: 20160201

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001

Effective date: 20170119

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

AS Assignment

Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:044887/0109

Effective date: 20171208

AS Assignment

Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA

Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020

Effective date: 20180124

FEPP Fee payment procedure

Free format text: 7.5 YR SURCHARGE - LATE PMT W/IN 6 MO, LARGE ENTITY (ORIGINAL EVENT CODE: M1555)

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12

AS Assignment

Owner name: BELL NORTHERN RESEARCH, LLC, ILLINOIS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0223

Effective date: 20220401

Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0223

Effective date: 20220401

Owner name: HILCO PATENT ACQUISITION 56, LLC, ILLINOIS

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:059720/0223

Effective date: 20220401